EEWORLDEEWORLDEEWORLD

Part Number

Search

PR135A21780CCGWS

Description
Array/Network Resistor, Isolated, Thin Film, 0.125W, 178ohm, 75V, 0.25% +/-Tol, -10,10ppm/Cel, 1107,
CategoryPassive components    The resistor   
File Size83KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PR135A21780CCGWS Overview

Array/Network Resistor, Isolated, Thin Film, 0.125W, 178ohm, 75V, 0.25% +/-Tol, -10,10ppm/Cel, 1107,

PR135A21780CCGWS Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid706971622
Reach Compliance Codeunknown
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.1
structureChip
JESD-609 codee4
Network TypeIsolated
Number of terminals4
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.381 mm
Package length2.707 mm
Package formSMT
Package width1.828 mm
method of packingWaffle Pack
Rated power dissipation(P)0.125 W
resistance178 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPR135
size code1107
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Tolerance0.25%
Operating Voltage75 V
PR100, PR135, PR182
www.vishay.com
Vishay Dale Thin Film
High Precision Resistor Thin Film Network,
Surface Mount Leadless Arrays
FEATURES
• Gold terminations over nickel barrier
• High stability passivated nichrome resistive layer
• Tight TCR (10 ppm/°C) and TCR tracking
(to 2 ppm/°C)
Product may not
be to scale
• Very low noise and voltage coefficient < - 30 dB,
0.1 ppm/V typical
• Ratio tolerance to 0.02 %
• Material categorization: For definitions of compliance
please see
www.vishay.com/doc?99912
PR arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 2 ppm/°C TCR tracking, a ratio tolerance as tight as
0.02 % and outstanding stability. They are available in
1 mm, 1.35 mm and 1.82 mm pitch.
SCHEMATIC
Schematic A: Independent Resistors
Electrical Diagram
R
1
R
2
R
7
R
8
Number of Resistors: 2 to 8
R
1
= R
2
= .... R
8
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Pin/Lead Number
Resistance Range
TCR: Absolute
TCR: Tracking
Tolerance: Absolute
Tolerance: Ratio
Power Rating: Resistor
Power Rating: Package
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Thermal EMF
Shelf Life Stability: Absolute
Shelf Life Stability: Ratio
Revision: 08-Jan-13
SPECIFICATIONS
Passivated nichrome
-
100
to 200 k (PR100)
100
to 300 k (PR135)
100
to 1 M (PR182)
± 10 ppm/°C
± 2 ppm/°C
± 0.1 % to ± 10 %
± 0.02 % to ± 0.1 %
100 mW (PR100)
125 mW (PR135)
200 mW (PR182)
-
-
-
0.1 ppm/V
35 V (PR100)
75 V (PR135)
100 V (PR182)
- 55 °C to + 125 °C
- 55 °C to + 150 °C
- 30 dB
-
-
-
CONDITIONS
-
-
-
- 55 °C to + 125 °C
- 55 °C to + 125 °C
-
-
At + 70 °C
-
-
-
-
-
-
-
-
-
-
-
Document Number: 53039
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Relay drive problem. . Solution
Whether it is high or low, the relay will work. When it is high, the voltage difference between the 3rd and 4th pins of the optocoupler is 10V, and the relay is 24V. Shouldn't it be 0 when it is high?...
浅夏 Analog electronics
WinCE Bluetooth problem solved thanks
Hello everyone, I have a few questions to ask you. I am studying the Bluetooth device of embedded system recently. The CPU used is s3c2443, and the OS is WinCE Platform Builder 5.0. I want to build a ...
hongfs Embedded System
How to put constant array in code segment in ARM?
Now I have a large constant array const int testdata[1000]. In order to save memory, I want to put it in the code segment. How do I declare it? In the past, in the microcontroller, the bytes were simp...
dzzl ARM Technology
HPS-to-FPGA access to FPGA I/O
The problem of HPS accessing the i/o port of FPGA through the HPS-to-FPGA bridge. It is not a lightweight bridge. Has anyone done it before? I have been working on it for two days, but it doesn't work...
Makefile FPGA/CPLD
The FPGA pin corresponding to the common IO signal on the PCB is the global clock
Dear heroes, the clock of the crystal oscillator is main_clk. After dividing the clock, we get the AD clock AD_clk. However, in the actual circuit diagram, I connected AD_clk to the pin corresponding ...
sunnian1234 FPGA/CPLD
I hope the experts can give me some advice.
I have a problem and hope that experts can give me some advice. If there is an irregular DC pulse wave (2.0v-28v 0-160ma), and I want to collect it into a battery with a floating voltage of DC10v, how...
likrat Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1458  118  1493  2927  2029  30  3  31  59  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号