EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-32.0000MHZ-10-B-H5-Y-I-P

Description
Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, HC/49US, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size1MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-32.0000MHZ-10-B-H5-Y-I-P Overview

Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, HC/49US, 2 PIN

ABL-32.0000MHZ-10-B-H5-Y-I-P Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1546067808
package instructionHC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.05
Other featuresAT CUT; FOAM
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.003%
frequency tolerance5 ppm
JESD-609 codee3
load capacitance10 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceBright Tin (Sn) - annealed
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
Pb
RoHS
Compliant
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• Automotive and industrial
• High-precision TCXO and clock applications
• Microprocessors
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency
Operation Mode
ABL Series
3.579545 MHz to 70 MHz
AT cut (Fundamental or 3rd OT) or BT cut (See options)
3.579545MHz - 24.0MHz (Fundamental) (Standard)
24.01 - 70.00MHz (3rd- Overtone) (Standard)
24.01MHz - 50.00MHz (Fund. AT or BT) (See options)
0°C to + 70°C (see options)
- 55°C to + 125°C
± 50 ppm max. (see options)
± 50 ppm max. (see options)
See Table 1
7pF max.
18pF (see options)
1 mW max., 100μW typical
± 5ppm max.
500 M min at 100Vdc ± 15V
1μW to 500μW
Change in frequency (Maximum - Minimum) over DLD range < ±10ppm
Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value
Maximum ESR over DLD range < Max ESR value
Operating Temperature
Storage Temperature
Frequency Tolerance at +25°C
Frequency Stability over the
Operating Temp. (Ref to +25°C)
Equivalent Series Resistance
Shunt Capacitance C
0
Load Capacitance C
L
Drive Level
Aging at 25°C ± 3°C Per Year
Insulation Resistance
Drive level dependency (DLD),
minimum 7 points tested
TABLE 1: ESR
FREQUENCY (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR ( )
180
120
100
80
60
50
40
100
80
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.04.09
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
Impedance matching knowledge
Impedance matching, hope it is useful to everyone...
boyfriend PCB Design
Portable Media Player Solution
The personal media player (PMP) (MP3, MP4) player market is maturing and the growth rate is slowing down, which has prompted suppliers to offer products with unique features to attract consumers to bu...
faye821026 Mobile and portable
Help with marketing computer system hardware design issues
Hardware structure design for a marketing computer system of a supply and marketing company Background information: A large supply and marketing company decided to build a computer supply and marketin...
x123 Embedded System
Application information sharing of Hetai HT46R47
[size=9pt][font=Verdana]HT46R47[/font][/size][font=宋体][size=9pt]High performance[/size][/font][size=9pt][font=Verdana]8 [/font][/size] [font=宋体][size=9pt]bit[/size][/font][size=9pt][font=Verdana]OTP[/...
qwertyuiop11111 MCU
(Repost) How do you evaluate Microsoft's large-scale deployment of FPGAs in its data centers?
Editor's Note: This article is written by Li Bojie, an intern at Microsoft Research Asia, on Zhihu in response to the question "How do you evaluate Microsoft's use of FPGAs instead of traditional CPUs...
白丁 FPGA/CPLD
Summary of ADI system solutions in the first half of 2016
[i=s] This post was last edited by Rubin Khan on 2016-7-11 19:57 [/i] [align=left][b][color=#0000ff][url=https://ezchina.analog.com/thread/13585]https://ezchina.analog.com/thread/13585[/url][/color][/...
鲁宾汗 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1964  1390  245  2653  2040  40  28  5  54  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号