EEWORLDEEWORLDEEWORLD

Part Number

Search

161-18.0M-16-25KP-TR

Description
Parallel - Fundamental Quartz Crystal, 18MHz Nom, UM-1, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size160KB,3 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance  
Download Datasheet Parametric View All

161-18.0M-16-25KP-TR Overview

Parallel - Fundamental Quartz Crystal, 18MHz Nom, UM-1, 2 PIN

161-18.0M-16-25KP-TR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1363912691
package instructionUM-1, 2 PIN
Reach Compliance Codecompliant
Other featuresAT CUT; TR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level50 µW
frequency stability0.0015%
frequency tolerance25 ppm
load capacitance16 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency18 MHz
Maximum operating temperature50 °C
Minimum operating temperature
physical sizeL8.0XB3.2XH8.0 (mm)/L0.315XB0.126XH0.315 (inch)
Series resistance30 Ω
surface mountNO
Oscilent Corporation | 161 - 162
Page 1 of 3
Quartz Crystals
Series Number
Package
Description
Last Modified
161 ~ 162
.
Quartz Crystal FEATURES
- Excellent Aging
- Wide Frequency range
- Low Profile, industry standard package
- Excellent reliability
- Tape and Reel (1,000 pcs)
- Cost effective
- RoHs / Lead Free compliant
UM-1 / UM-5
Quartz
July. 01 2005
.
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Frequency Range
Frequency Tolerance
Temperature Tolerance
Operating Temperature
Storage Temperature
Shunt Capacitance
Load Capacitance
Drive Level
Aging
Insulation Resistance
CONDITIONS
Fundamental
@ +25°C
@ +25°C
T
OPR
T
STG
C
O
C
L
D
L
@ +25°C
I
R
161 (UM-1)
10.00 ~ 125.00
162 (UM-5)
16.00 ~ 125.00
UNITS
MHz
PPM
PPM
°C
°C
pF
pF
mW
PPM
Mohm
±10 Std. (±5 ~ ±100 Avail.)
±10 Std. (See Table 2 Below)
-20 ~ +70 Std. (See Table 2 Below)
-55 ~ +125
7 max.
8 - 50, Series, (18pF Std.)
0.05 ~ 1.0
±5 max.
500 (DC 100 ±10V) min.
.
TABLE 1 - MODE OF OSCILLATION AND EQUIVALENT SERIES
RESISTANCE
FREQUENCY RANGE (MHz)
10.00 ~ 15.00
15.00 ~ 20.00
15.00 ~ 25.00
25.00 ~ 30.00
30.00 ~ 75.00
75.00 ~ 100.00
100.00 ~ 125.00
MODE
Fundamental
Fundamental
Fund / 3rd Overtone
Fund / 3rd Overtone
3rd / 5th Overtone
3rd / 5th Overtone
5th Overtone
MAX ESR
UM-1
40
30
25
50 / -
70
70 / 80
80
UM-5
-
40
35
50
70
70 / 80
80
.
TABLE 2 - FREQUENCY - TEMPERATURE TOLERANCE ( @+25°C )
Cutting
Temperature Range
±5.00
0 ~ +50°C
x
x
Tolerance (x10
-6
)
±10.0
±15.0
x
±20.0
x
±30.0
-x
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2094  235  622  2858  1042  43  5  13  58  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号