EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AC-1C3282CG340.000000

Description
LVPECL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AC-1C3282CG340.000000 Overview

LVPECL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN

SIT3521AC-1C3282CG340.000000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145445726
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.79
Other featuresENABLE/DISABLE FUNCTION
maximum descent time0.29 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency340 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load50 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.29 ns
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
Doubts about the 8080 bus
[i=s]This post was last edited by flashtt on 2016-11-2 20:03[/i] I have never studied the timing diagram carefully, so I don't understand this aspect. Taking the 8080 parallel bus as an example, I hop...
flashtt stm32/stm8
Can you give me a timing constraint?
This timing is always difficult to constrain. I have constrained both the rising and falling edges, but there is still a problem? How can I constrain this better in DC? This is an output signal in 805...
eeleader FPGA/CPLD
SIC1819 Coreless Tachometer/Speedometer Driver
[code language="ASPX"] [/code]SIC1819 Coreless Tachometer/Speedometer Driver SIC1819 is a driver for automotive tachometers (dynamic-magnetic tachometers/speedometers). The chip contains a reference v...
fighting Analog electronics
consult
I would like to ask the experts in the forum, is there anyone who can do this? The design of "short-distance ASK/FSK/GFSK wireless modulator" requires a frequency of more than 400MHZ. The chip should ...
ysw1001 RF/Wirelessly
s3c2440_NorFlash boot code
Can anyone provide me a bootload code for s3c2440 booting from Norflash? There are so many bootload codes on the Internet, but most of them are booting from Nandflash! It would be best if it is compil...
johnzhang98765 Embedded System
After using it many times, this one is the best. How do you use it?
As shown in the figure, long-term practice has proved that this model is the easiest to understand, communicate, and implement. Can you give an example so that others can see what you have done?...
5525 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2575  1663  567  1307  102  52  34  12  27  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号