MT91L61AS1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> MT91L61AS1

MT91L61AS1: DescriptionPCM Codec, A/MU-Law, 1-Func, CMOS, PDSO24,; CategoryWireless rf/communication Telecom circuit; File Size528KB，33 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

MT91L61AS1 Overview

PCM Codec, A/MU-Law, 1-Func, CMOS, PDSO24,

MT91L61AS1 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Zarlink Semiconductor (Microsemi)
package instruction	SOP, SOP24,.4
Reach Compliance Code	unknown
Law of compression and extension	A/MU-LAW
filter	YES
Maximum gain tolerance	0.2 dB
JESD-30 code	R-PDSO-G24
linear encoding	NOT AVAILABLE
Number of functions	1
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP24,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	3 V
Certification status	Not Qualified
Maximum slew rate	0.01 mA
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	PCM CODEC
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Base Number Matches	1

Preview

Download Datasheet

View All

ISO

-CMOS

MT91L60/61

3 Volt Multi-Featured Codec (MFC)

Data Sheet

Features

•

Single 2.7-3.6 volt supply operation

MT91L61 version features a delayed framing

pulse in SSI and ST-BUS modes to facilitate

cascaded devices

Programmable

µ-Law/A-Law

Codec and Filters

Programmable ITU-T (G.711)/sign-magnitude

coding

Programmable transmit, receive and side-tone

gains

Fully differential interface to handset transducers

- including 300 ohm receiver driver

Flexible digital interface including ST-BUS/SSI

Serial microport

Low power operation

ITU-T G.714 compliant

Multiple power down modes

Ordering Information

MT91L61AE

24 Pin PDIP

MT91L60AE

24 Pin PDIP

MT91L61AS

24 Pin SOIC

MT91L60AS

20 Pin SOIC

MT91L61AN

24 Pin SSOP

MT91L60AN

20 Pin SSOP

MT91L60ASR

20 Pin SOIC

MT91L61ASR

24 Pin SOIC

MT91L61ASR1 24 Pin SOIC*

MT9160AN1

20 Pin SSOP*

*Pb Free Matte Tin

-40°C to +85°C

March 2006

•

Tubes

Tape & Reel

Tubes

Applications

•

Battery operated equipment

Digital telephone sets

Cellular radio sets

Local area communications stations

Pair Gain Systems

Line cards

VSSD

VDD

VSSA

VBias

VRef

FILTER/CODEC GAIN

M-

ENCODER

DECODER

7dB

-7dB

Transducer

Interface

M+

HSPKR +

HSPKR -

Din

Dout

STB/F0i

CLOCKin

STBd/FOod

(MT91L61only)

Flexible

Digital

Interface

Timing

ST-BUS

C&D

Channels

Serial Microport

A/µ/IRQ

PWRST

DATA1

DATA2

SCLK

Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

MT91L60/61

Functional Description

Filter/Codec

Data Sheet

The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain

compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are

programmable. These are ITU-T G.711 A-law or

µ-Law,

with true-sign/Alternate Digit Inversion or true-sign/Inverted

Magnitude coding, respectively. Optionally, sign-magnitude coding may also be selected for proprietary

applications.

The Filter/Codec block also implements transmit and receive audio path gains in the analog domain. A

programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the

handset receiver. This side tone path feature is disabled by default. Figure 3 depicts the nominal half-channel and

side-tone gains for the MT91L60/61.

In the event of PWRST, the MT91L60/61 defaults such that the side-tone path is off, all programmable gains are set

to 0dB and ITU-T

µ-Law

is selected. Further, the digital port is set to SSI mode operation at 2048 kb/s and the FDI

and driver sections are powered up. (See Microport section.)

The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide

dynamic range from a single 3 volt supply design. This fully differential architecture is continued into the Transducer

Interface section to provide full chip realization of these capabilities for the handset functions.

A reference voltage (V

Ref

), for the conversion requirements of the Codec section, and a bias voltage (V

Bias

), for

biasing the internal analog sections, are both generated on-chip. V

Bias

is also brought to an external pin so that it

may be used for biasing external gain setting amplifiers. A 0.1µF capacitor must be connected from V

Bias

to analog

ground at all times. Although V

Ref

may only be used internally, a 0.1µF capacitor must be connected from V

Ref

ground. The analog ground reference point for these two capacitors must be physically the same point. To facilitate

this the V

Ref

and V

Bias

pins are situated on adjacent pins.

The transmit filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain

control = 0 dB). Gain control allows the output signal to be increased up to 7 dB. An anti-aliasing filter is included.

This is a second order lowpass implementation with a corner frequency at 25 kHz.

The receive filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0 dB (gain control

= 0 dB). Gain control allows the output signal to be attenuated up to 7 dB. Filter response is peaked to compensate

for the sinx/x attenuation caused by the 8 kHz sampling rate.

Side-tone is derived from the input of the Tx filter and is not subject to the gain control of the Tx filter section. Side-

tone is summed into the receive handset transducer driver path after the Rx filter gain control section so that Rx

gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the gain control

bits located in Gain Control Register 2 (address 01h).

Transmit and receive filter gains are controlled by the TxFG

-TxFG

and RxFG

-RxFG

control bits, respectively.

These are located in Gain Control Register 1 (address 00h). Transmit filter gain is adjustable from 0dB to +7dB and

receive filter gain from 0dB to -7dB, both in 1dB increments.

Side-tone filter gain is controlled by the STG

-STG

control bits located in Gain Control Register 2 (address 01h).

Side-tone gain is adjustable from

-9.96 dB to +9.96 dB in 3.32 dB increments.

Companding law selection for the Filter/Codec is provided by the A/µ companding control bit while the coding

scheme is controlled by the Smag/ITU-T control bit. The A/µ control bit is logically OR’ed with the A/µ pin providing

access in both controller and controllerless modes. Both A/µ and Smag/ITU-T reside in Control Register 2 (address

04h). Table 1 illustrates these choices.

Zarlink Semiconductor Inc.

MT91L61AS1 Related Products

	MT91L61AS1	MT91L61AN1	MT91L60AS1	MT91L60AN1
Description	PCM Codec, A/MU-Law, 1-Func, CMOS, PDSO24,	Programmable Codec, A/MU-Law, 1-Func, CMOS, PDSO24, LEAD FREE, SSOP-24	Programmable Codec, A/MU-Law, 1-Func, CMOS, PDSO20, 0.300 INCH, LEAD FREE, MS-013AC, SOIC-20	Programmable Codec, A/MU-Law, 1-Func, CMOS, PDSO20, 5.30 MM, LEAD FREE, MO-150AE, SSOP-20
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)
package instruction	SOP, SOP24,.4	SSOP, SSOP24,.3	SOP, SOP20,.4	SSOP, SSOP20,.3
Reach Compliance Code	unknown	unknown	unknown	unknown
Law of compression and extension	A/MU-LAW	A/MU-LAW	A/MU-LAW	A/MU-LAW
filter	YES	YES	YES	YES
Maximum gain tolerance	0.2 dB	0.2 dB	0.2 dB	0.2 dB
JESD-30 code	R-PDSO-G24	R-PDSO-G24	R-PDSO-G20	R-PDSO-G20
linear encoding	NOT AVAILABLE	NOT AVAILABLE	NOT AVAILABLE	NOT AVAILABLE
Number of functions	1	1	1	1
Number of terminals	24	24	20	20
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SSOP	SOP	SSOP
Encapsulate equivalent code	SOP24,.4	SSOP24,.3	SOP20,.4	SSOP20,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH
power supply	3 V	3 V	3 V	3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum slew rate	0.01 mA	0.01 mA	0.01 mA	0.01 mA
Nominal supply voltage	3 V	3 V	3 V	3 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Telecom integrated circuit types	PCM CODEC	PROGRAMMABLE CODEC	PROGRAMMABLE CODEC	PROGRAMMABLE CODEC
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	0.65 mm	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
JESD-609 code	-	e3	e3	e3
length	-	8.2 mm	12.8 mm	7.2 mm
Operating mode	-	SYNCHRONOUS/ASYNCHRONOUS	SYNCHRONOUS/ASYNCHRONOUS	SYNCHRONOUS/ASYNCHRONOUS
Maximum seat height	-	2 mm	2.65 mm	2 mm
Terminal surface	-	MATTE TIN	MATTE TIN	MATTE TIN
width	-	5.3 mm	7.5 mm	5.3 mm

Recommended Resources

Pulse beat monitoring sound and light alarm circuit

Operating point of semiconductor transistor amplifier circuit

High power time controller circuit

Switching regulator composed of TL431

Unlatched photoelectric smoke detector circuit diagram

875p computer motherboard circuit diagram_021

I just saw someone needed a video tutorial for quartus2, so I uploaded it!: [size=5][color=red]It's a bit big, a total of 110 megabytes, and each package I compressed is 15 megabytes. [/color][/size] [size=5][color=#ff0000]The link below is what I found on Youku, it's not ver...; zqzq501311 FPGA/CPLD

How to Implement Flexible RF Sampling Architectures Using High-Speed Data Converters: How high-speed data converters enable flexible RF sampling architectures[/size][/font][/color][/align][align=left][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px]Marc...; btty038 RF/Wirelessly

Asking for advice on GPS: I bought a Leadtek 9540 board and want to use 430 to communicate with it. Does it output data from the serial port as soon as it is powered on? Or do I need to input some commands to the GPS through 4...; pubk200 Embedded System

I'm under a lot of pressure. I have an exam tomorrow.: I have a driving test tomorrow, and I got an A ticket, so I feel very nervous....; spirit0801 Talking

Please tell me where I can download the skin control or any third-party control for WinCE embedded platform: Where can I download the skin control or any third-party control for WinCE embedded platform? ? Thank you very much~~~...; lsl130130 Embedded System

Please advise on the application of 2407 capture unit: The following is a program I wrote to use the capture unit 3 of 2407 to measure the speed of a DC motor. Could you please help me find out if there is any problem:Why can't the speed of the DC motor b...; helh Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components