EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPA8G-E-150N-60.000

Description
LVPECL Output Clock Oscillator, 60MHz Nom, ROHS COMPLAINT, DIL-8/4
CategoryPassive components    oscillator   
File Size109KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GPA8G-E-150N-60.000 Overview

LVPECL Output Clock Oscillator, 60MHz Nom, ROHS COMPLAINT, DIL-8/4

3GPA8G-E-150N-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time0.5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size12.8mm x 12.8mm x 5.08mm
longest rise time0.5 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 60MHz to 240MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.2ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPA576 VCXOs are packaged in a 6 pad 7mm x 5mm SMD package.
Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
OUTLINE & DIMENSIONS
GPA8 PECL VCXO
60.0MHz to 240.0MHz
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Peak to Peak Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented - 4 pin package
Fully compliant or non-compliant
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GPA8
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
3GPA8G-B-80N-60.000
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Configuration issues of SEED-XDS510PLUS in CCS5.5.0
Problem description: System environment: Windows 10 CCS version: 5.5.0win32 Development board: Chuanglong TL138-EVM-A3 Core board: OMAPL38 SEED-XDS510 downloader, driver link: https://pan.baidu.com/s/...
Aguilera DSP and ARM Processors
Visionray ZYNQ Development Board-ZingSK-CMOS Video Capture and Network Transmission Display
[b][font=arial,helvetica,sans-serif][color=#ff0000]1. Overview[/color][/font][/b][align=left][font=arial,helvetica,sans-serif]ZingSK development kit adopts the core board plus baseboard method, which ...
zingsoc FPGA/CPLD
USB communication and TIM2 conflict registers
Bit 0 of TIM2->CR1 is reset to zero during USB HID communication . I have been searching for the reason for a long time but cannot find it. Please help. . Everyone, this problem is urgent. Please help...
rex994997787 stm32/stm8
Pay attention to the LPC800 series of microcontrollers and participate in the latest free mini board event
32-bit low-power microprocessor based on ARMCortexTM M0+ core [b][color=red]Event details: Get 500 LPC800 mini boards for free to experience the excellent performance of MO+ first. Event link: [/color...
苏莎莎 NXP MCU
Complaints about my BGA soldering!! (Awards awarded)
[font=微软雅黑][size=4]After the initial evaluation by soso and the re-evaluation by senior engineers, it was decided to give the prize to wstt besk Dontium[/size][/font] [font=微软雅黑]Goo woo, please contac...
soso Analog electronics
Could you please help me analyze what is wrong with my timing program?
My idea is to use timer 0 to generate a pulse every 0.1ms, then use a variable to count the time, and then let the LED (P2_0) light up for one second and then turn off for one second.[code]#include re...
hookyy 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 216  664  608  1141  2761  5  14  13  23  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号