EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

P0603Z2802FNT

Description
Fixed Resistor, Thin Film, 0.125W, 28000ohm, 75V, 1% +/-Tol, 5ppm/Cel, Surface Mount, 0603, CHIP
CategoryPassive components    The resistor   
File Size143KB,10 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

P0603Z2802FNT Overview

Fixed Resistor, Thin Film, 0.125W, 28000ohm, 75V, 1% +/-Tol, 5ppm/Cel, Surface Mount, 0603, CHIP

P0603Z2802FNT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid824630299
package instructionCHIP
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL8.6
Other featuresANTI-SULFUR, HIGH PRECISION
structureRectangular
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length1.52 mm
Package formSMT
Package width0.85 mm
method of packingTR, PLASTIC
Rated power dissipation(P)0.125 W
Rated temperature70 °C
resistance28000 Ω
Resistor typeFIXED RESISTOR
size code0603
surface mountYES
technologyTHIN FILM
Temperature Coefficient5 ppm/°C
Terminal surfaceTIN SILVER OVER NICKEL
Terminal shapeWRAPAROUND
Tolerance1%
Operating Voltage75 V
msp430 I/O levels
msp430 I/O level typeWhen the input voltage is 0, how much is 1?Thank you...
atghjiq Microcontroller MCU
In mobile, when importing a lib, why does it prompt that the lib cannot be opened?
tinyxmld.lib is an xml parsing class. I added this lib to the link, but it said it couldn't be opened when compiling....
lq999jacky Embedded System
JLINK V8
Seeing that everyone is so motivated, I came here to make up for the lack of DSP. I haven't kept up with everyone's progress, so I'll make some contributions~! I have a complete set of JLINK V8 data, ...
superwangyang NXP MCU
SPI communication program
My own SPI protocol communication program for the project (CPLD communicates with TI2802)...
eeleader FPGA/CPLD
Xilinx FPGA Design Optimization
Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...
eeleader FPGA/CPLD
LEGO EV3 console system ported to BBB
...
活着的亡灵 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1560  1815  2269  1729  534  32  37  46  35  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号