EEWORLDEEWORLDEEWORLD

Part Number

Search

PSC75U-560-R-CN1

Description
adapter desktop class I 72w 56v
CategoryPower/power management   
File Size126KB,2 Pages
ManufacturerPHIHONG
Websitehttp://phihong.com/
Environmental Compliance  
Download Datasheet Compare View All

PSC75U-560-R-CN1 Overview

adapter desktop class I 72w 56v

WWW.PHIHONG.COM
72~75 Watt Universal 3-Wire Input Adapter
PSC75U Adapter Series Meets EISA and Ecodesign Requirements
Features
Class B EMI
Ecodesign ErP Directive 2009/125/EC
level 2 annex 1b Compliant
Applications
Networking
Safety Approvals
cUL/UL
CE
Mechanical Characteristics
Length: 150.5mm (5.93in)
Width: 70.5mm (2.78in)
Output Specifications
Model
PSC75U-480
(2)
PSC75U-560
(2)
DC Output
Voltage
+48V
+56V
Load
Min.
0A
0A
Non-Vented/Spill-proof Case
OTC, OVP, and OCP
Level V Efficiency
Security Equipment
IEC 60950-1
Height: 39mm (1.54in)
Weight: 475g (16.76oz)
Max.
1.5A
1.34A
Ripple
P-P (max.)
480mV
560mV
Output
Power
72W
75W
Efficiency
Level
(1) Measured after 10 minutes warm up at 25°C with 12-inch twisted pair terminated with a 10uF capacitor and 0.1uF
ceramic in parallel.
(2) Special Order Item, contact Phihong for ordering details.
Phihong is not responsible for any error, and reserves the right to make changes without notice. Please visit our website at
www.phihong.com for the most up-to-date specifications and contact information.
Revised 11/21/2011

PSC75U-560-R-CN1 Related Products

PSC75U-560-R-CN1 PSC75U-560-R-CR2 PSC75U-560-R-CNR2 PSC75U-560-R-CN2 PSC75U-560-R-CNR1 PSC75U-560-R-C2 PSC75U-560-R-CR1 PSC75U-480
Description adapter desktop class I 72w 56v adapter desktop class I 72w 56v adapter desktop class I 72w 56v adapter desktop class I 72w 56v adapter desktop class I 72w 56v adapter desktop class I 72w 56v adapter desktop class I 72w 56v adapter desktop class I 72w 48v
FPGA Introduction: PS2 Interface (Send and Receive, Attached)
Regarding the PS2 interface, the receiving module has been given above. As for the sending module, Xiaoyu spent a long time, about two weeks. During this period, Xiaoyu made a very serious problem. PS...
DSP16 FPGA/CPLD
18V to 15V (BUCK)
I would like to ask an expert how to convert the buck circuit from 18V to 15V with a current of 300 mA. . . . Is it possible?...
尘埃13 Analogue and Mixed Signal
Implementation of DPD based on MicroBlaze
Implementation of DPD based on MicroBlaze DPD simulation as shown in Figure C MATLAB DPD before...
phdwong FPGA/CPLD
Aren't timing signals and clock pulse signals different?
I was confused when reading the book on computer organization principles. Isn't the timing signal just a series of regular pulse signals? Is there any difference between T1, T2...Tn? It also says that...
dzwwk Embedded System
Vxworks dynamic library settings problem
When debugging the evaluation version of Wind River Workbench3 and following the above steps to RTP, DEBUG always reports shared object "libProdConsSL.so" not found. Friends who have just learned VxWo...
ubrownie Real-time operating system RTOS
【Book Collection】Basics of ASIC Design Technology
[tr][td][b]Table of Contents[/b][/td] [/tr][tr][td] Chapter 1 Integrated Circuit Design Methods and Design Tools 1.1 Original Manual Design 1.2 Computer-Aided Design 1.3 CAE Workstation and Electronic...
wzt FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2386  1803  568  2649  2336  49  37  12  54  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号