5962-9682601Q2X datasheet, PDF

Datasheet> All Categories > logic> logic> 5962-9682601Q2X

5962-9682601Q2X: DescriptionAHCT/VHCT SERIES, QUAD 2-INPUT OR GATE, CQCC20, CERAMIC, LCC-20; Categorylogic logic; File Size117KB，4 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

5962-9682601Q2X Overview

AHCT/VHCT SERIES, QUAD 2-INPUT OR GATE, CQCC20, CERAMIC, LCC-20

5962-9682601Q2X Parametric

Parameter Name	Attribute value
Parts packaging code	QLCC
package instruction	QCCN,
Contacts	20
Reach Compliance Code	compliant
series	AHCT/VHCT
JESD-30 code	S-CQCC-N20
length	8.89 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	OR GATE
MaximumI(ol)	0.008 A
Number of functions	4
Number of entries	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum supply current (ICC)	0.02 mA
Prop。Delay @ Nom-Sup	9 ns
propagation delay (tpd)	9 ns
Certification status	Qualified
Schmitt trigger	NO
Filter level	MIL-STD-883
Maximum seat height	2.03 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8.89 mm
Base Number Matches	1

5962-9682601Q2X Related Products

	5962-9682601Q2X	5962-9682601QDX	5962-9682601QCX
Description	AHCT/VHCT SERIES, QUAD 2-INPUT OR GATE, CQCC20, CERAMIC, LCC-20	AHCT/VHCT SERIES, QUAD 2-INPUT OR GATE, CDFP14, CERAMIC, DFP-14	AHCT/VHCT SERIES, QUAD 2-INPUT OR GATE, CDIP14, CERAMIC, DIP-14
Parts packaging code	QLCC	DFP	DIP
package instruction	QCCN,	DFP,	DIP,
Contacts	20	14	14
Reach Compliance Code	compliant	compli	compliant
series	AHCT/VHCT	AHCT/VHCT	AHCT/VHCT
JESD-30 code	S-CQCC-N20	R-GDFP-F14	R-GDIP-T14
length	8.89 mm	9.21 mm	19.56 mm
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	OR GATE	OR GATE	OR GATE
MaximumI(ol)	0.008 A	0.008 A	0.008 A
Number of functions	4	4	4
Number of entries	2	2	2
Number of terminals	20	14	14
Maximum operating temperature	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	QCCN	DFP	DIP
Package shape	SQUARE	RECTANGULAR	RECTANGULAR
Package form	CHIP CARRIER	FLATPACK	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum supply current (ICC)	0.02 mA	0.02 mA	0.02 mA
propagation delay (tpd)	9 ns	9 ns	9 ns
Certification status	Qualified	Qualified	Qualified
Schmitt trigger	NO	NO	NO
Filter level	MIL-STD-883	MIL-STD-883	MIL-STD-883
Maximum seat height	2.03 mm	2.03 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	YES	YES	NO
technology	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY
Terminal form	NO LEAD	FLAT	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	2.54 mm
Terminal location	QUAD	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	8.89 mm	6.29 mm	7.62 mm
Base Number Matches	1	1	1
Prop。Delay @ Nom-Sup	9 ns	-	9 ns

Recommended Resources

110V bridge power stage module FDMF8811, do you know?

Photoelectric relay circuit diagram

Trigger pulse circuit

PIN diode attenuator

MC3362 receiving circuit

Design circuit diagram for output voltage absolute value 1.25 to 15V

Is the altera soc trial still available?: Is the Altera SOC trial still available? There have been no new posts in this section recently....; polun FPGA/CPLD

NUCLEO-stm32F413ZH Review 1-----DAC Program: [i=s] This post was last edited by damiaa on 2016-12-27 21:36 [/i] [b][size=3] NUCLEO-stm32F413ZH Evaluation 1-----DAC [/size][/b][b][size=3]Program Trial [/size][/b][size=2] [/size] [size=2]Next, let...; damiaa stm32/stm8

Another bootload problem ---VIVI project compilation: I downloaded VIVI, and now I wonder what IDE it was compiled with. My system is XP, I can compile it with ADS or MDK. My goal is to compile the boot bin file myself and download it to nandflash. Pleas...; flydragon83 Embedded System

Shouldn't we buy chips on Taobao?: I have been cheated many times when buying chips from Taobao. This time I encountered this situation again. I have completely lost confidence in Taobao's original chips. This time I bought some materi...; littleshrimp Talking

[ESP32-S2-Kaluga-1 Review] 3. Getting started with Ubuntu and updating under Ubuntu: [i=s]This post was last edited by hehung on 2020-8-8 21:02[/i]In the previous post, I developed it in Windows, but encountered many unsolvable problems. Interested friends can take a look and hope to ...; hehung Domestic Chip Exchange

This is not usually done. Can pcduino be connected to GY-86 (MPU6050, HMC5883L, MS561101BA) ic?: This is not usually done. Can pcduino be connected to GY-86 (MPU6050, HMC5883L, MS561101BA) ic?...; jiabin924 DIY/Open Source Hardware

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components