CEC12K10NF20%25V datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> CEC12K10NF20%25V

CEC12K10NF20%25V: DescriptionCeramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.01uF, Surface Mount, 1206, CHIP; CategoryPassive components capacitor; File Size112KB，1 Pages; ManufacturerEXXELIA Group

Download Datasheet Parametric View All

CEC12K10NF20%25V Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.01uF, Surface Mount, 1206, CHIP

CEC12K10NF20%25V Parametric

Parameter Name	Attribute value
Objectid	7064848186
package instruction	, 1206
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	7.68
Other features	STANDARD: CECC32100
capacitance	0.01 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Manufacturer's serial number	CEC
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	BULK; TRAY
positive tolerance	20%
Rated (DC) voltage (URdc)	25 V
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal shape	WRAPAROUND

CEC12K10NF20%25V Preview

CEC

BASSE TENSION

LOW VOLTAGE

T max.

Conformes aux spécifications des normes

CECC 32100

NF C 93133

In accordance with the specifications of

CECC 32100

and

NF C 93133

standards

CONDENSATEURS CHIPS CERAMIQUE CLASSE 1

CERAMIC CHIP CAPACITORS CLASS 1

1206

2220

Code des valeurs de C

Capacitance value coded

Tolérances sur capacité

Tolérance on capacitance

CEC 12

3,2

0,25

1,6

0,15

1,6

0,2 / 0,75

Format /

Format

1210

1812

Modèle normalisé /

Standard model

L, W, T, pour chips étamé (option E, H ou T) : + 0,5 mm

L, W, T, for tinned chips (option E, H or T) : + 0,5 mm

Diélectrique

Technologie

Céramique classe 1

Chips multicouches

terminaisons soudables

– 55°C + 125°C

CG (NPO)

16 V - 100 V

2,5 U

1,5 150 + 7 .10

–4

15.10

–4

CARACTERISTIQUES ELECTRIQUES

Température d’utilisation

Coef. de température stand.

Tension nominale U

Tension de tenue

Tangente à 1 MHz

50 pF

50 pF C

1 000 pF

Tangente à 1 kHz

1 000 pF

Résistance d’isolement

10 000 pF

Valeur de capacité

Dielectric

Technology

(

)

15.10

–4

100 000 M

1 000 M . F

En clair ou en code

Ceramic class 1

Multilayer chips

weldable terminations

– 55°C + 125°C

CG (NPO)

16 V - 100 V

2,5 U

1,5 150 + 7 .10

–4

15.10

–4

MARQUAGE Sur demande

ELECTRICAL CHARACTERISTICS

Operating temperature

Stand. temperature coef.

Rated voltage U

Test voltage

Tangent at 1 MHz

50 pF

50 pF C

1 000 pF

Tangent at 1 kHz

1 000 pF

Insulation resistance

10 000 pF

Capacitance value

(

)

15.10

–4

100 000 M

1 000 M . F

Clear or coded

MARKING On request

(V)

16 25 50/63

1 pF

1,2

1,5

1,8

2,2

2,7

3,3

3,9

4,7

5,6

6,8

8,2

100

120

150

180

220

270

330

390

470

560

680

820

1000

1200

1500

1800

2200

2700

3300

3900

4700

5600

6800

8200

10 nF

Dimensions /

Dimensions

(mm)

3,2

0,4

4,5

0,5

5,7

0,5

2,5

0,3

3,2

0,4

0,5

1,8

0,2 / 1

Tension nominale /

Rated voltage

100 16 25 50/63 100 16 25 50/63 100 16 25 50/63 100

CEC 4

CEC 6

CEC 7

E6 E12 E24 E48 E96

109

129

159

189

229

279

339

399

479

569

689

829

100

120

150

180

220

270

330

390

470

560

680

820

101

121

151

181

221

271

331

391

471

561

681

821

102

122

152

182

222

272

332

392

472

562

682

822

103

123

153

183

223

273

333

393

473

563

683

823

20 % (M)

10 % (K)

2 % (G)

0,25 pF (CU)

1 % (F)

Autres coefficients de température sur demande

(voir page 19)

Other temperature coefficients upon request

(see page 19)

Exemple de codification à la commande /

How to order

Appellation commerciale

Commercial type

Terminaisons (voir page 10)

Terminations (see page 10)

K à préciser si différent de NPO

T.C. to indicate if different of NPO

CEC 6

---

-- --

560 pF

10 %

63 V

Tension nominale

Rated voltage

Conditionnement (voir pages 10 à 12)

Packaging (see pages 10 to 12)

Capacité

Capacitance

Tolérance

Tolerance

5 % (J)

0,5 pF (DU)

1 pF (FU)

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

pic series microcontroller reset circuit

DC equivalent amplifier circuit

STK4142II audio IC circuit diagram

High and low frequency signal generator

MP3 circuit diagram 7

Internal circuit structure block diagram of MCl45027

The ip core generates RAM, perfect simulation, but there are still some small details I would like to ask the masters: [i=s] This post was last edited by 调戏、和尚/ on 2015-7-29 20:43 [/i] [postbg]bg8.png[/postbg][size=3][b]Single-port RAM 1024*8 size generated by IP core[/b][/size] The simulation diagram has come out, it...; 调戏、和尚/ FPGA/CPLD

Unpack and evaluate to win prizes - you are just one unpacking away from truly owning it!: [font=微软雅黑][size=3]What have you taken apart recently? Why? To repair? To modify? [/size][/font][font=微软雅黑][size=3]Or just to take it apart to find out what it is, and to improve your own hands-on ski...; eric_wang Making friends through disassembly

Please introduce the specific model of DSP: Please introduce the specific model of DSPMy requirements are as follows: 1. Main frequency 50M+; 2. ADC channels 8+, accuracy 8-12 bits (preferably adjustable, like MSP430), internal resistance shoul...; shushu DSP and ARM Processors

Why can't SPI0i be enabled?: I used the manufacturer's SPI example to test, but the program could not run. After checking line by line, I found that the program paused when it reached SPI0_enable. I could run past this line in th...; hujj GD32 MCU

[Bluesight AB32VG1 RISC-V board "meets" RTT] Run it first: I received the board yesterday. It is quite small and compact. The components are hand-soldered, the soldering is very good, and the board is very clean. The board has audio jack, SD card holder, etc....; qiangtech Domestic Chip Exchange

How to block the TZ pulse in DSP28335 to block both PWM1A and PWM1B to high?: How to configure when the TZ blocking pulse in DSP28335 blocks both 1A and 1B to high? I set EPwm1Regs.TZCTL.bit.TZA EPwm1Regs.TZCTL.bit.TZB to 0, 1, 2, and they are all blocked to low. How to change ...; 568991873 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components