8680LDM0809SS00A datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> 8680LDM0809SS00A

8680LDM0809SS00A: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 25V, 20% +Tol, 20% -Tol, 68uF; CategoryPassive components capacitor; File Size1MB，6 Pages; ManufacturerFenghua (HK) Electronics Ltd.

Download Datasheet Parametric View All

8680LDM0809SS00A Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 25V, 20% +Tol, 20% -Tol, 68uF

8680LDM0809SS00A Parametric

Parameter Name	Attribute value
Objectid	1189791912
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	6.5
capacitance	68 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	8 mm
dielectric materials	ALUMINUM (WET)
length	9 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package form	Radial
method of packing	Tape
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	25 V
Terminal pitch	3.5 mm

Preview

Download Datasheet

View All

ALUMINUM ELECTROLYTIC CAPACITOR(CD11X SS)

FEATURE

High temperature miniature size of radial lead type

Ideally suited for high-density assembly

SPECIFICATIONS

Item

Performance Characteristics

6.3V.DC 50V.DC

-40

+105

Rated Voltage Range

Operating Temperature Range

Nominal Capacitance Range

Capacitance Tolerance

0.1 F 470 F

20%(M,+20 ,120Hz)

I 0.01CV

3 A(

)20

After application of rated voltage for 2 minutes: I 0.01CV or 3 A(Whichever is greater)20

( F) C: Nominal Capacitance in F;

(V) V: Rated Working Voltage in V

(V)

Rated Working Voltage

Leakage Current

6.3

0.24

0.20

0.16

0.14

0.12

0.10

(tan )

Dissipation Factor

tan (MAX)

(20 120Hz)

(V)

Rated Working Voltage

6.3

Temperature Stability

(120Hz)

Impedance Ratio(120Hz)

(Z-25 /z+20 )

(z-40 /z+20 )

+105

1000

After applying rated voltage for 1000 hours at +105 , Capacitors meet the characteristics

requirements measured at +20 listed below;

25%

Load Life

Capacitance Change:

Leakage current:

Tan

Within

25% of the initial measured value

Less than the initial specified value

200%

Less than 200% the initial specified value

Shelf Life

+105

500

After leaving capacitors under no load at +105

characteristics listed above

for 500 hours, capacitors meet the

MULTIPLIER FOR RIPPLE CURRENT

Frequency coefficient

Freq(Hz)

Cap( F)

0.1 47

100 220

50(60)

0.80

100(120)

1.00

500

1.20

1.10

1.30

1.15

10K

1.50

1.20

TEMPERATURE COEFFICIENT

( )

Ambient Temperature

Factor

105

1.0

1.7

2.1

Recommended Resources

Characteristics and working principle of voltage divider

Double touch control switch circuit diagram

FM (frequency modulation) signal demodulator circuit diagram B

Digital regulated power supply circuit diagram

Multiple feedback bandpass filter circuit

Bridge power amplifier circuit for DC motor speed regulation

Terasic Altera DE2-115 FPGA Development Board 9.5 New with Complete Accessories: As the title says, nearly new, fully functional, 1800rmb or exchange for onyx m92 series e-reader plus the difference. QQ: 1033015591 [[i] This post was last edited by loadjump on 2012-9-30 12:39 [/i]...; loadjump Buy&Sell

How to deal with this problem in Altium Designer?: [color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif]As shown in the figure:[/font][/backcolor][/color] [img=354,276]http://uphotos.eepw.com.cn/wangfuchong/pics/086bb35e8626b9089b55872960626f...; wangfuchong PCB Design

DAPLink version upgraded to 0254: DAPlink version has been upgraded to 0254. You can upgrade it now. [url=https://github.com/ARMmbed/DAPLink/releases]https://github.com/ARMmbed/DAPLink/releases[/url]...; dcexpert MicroPython Open Source section

PROTEUS Chinese Tutorial: PROTEUS Chinese Tutorial.doc...; luopi2000 MCU

The withstand voltage of film capacitors: [Ask if you don't understand] The withstand voltage of the film capacitor in the picture is only marked as 600VDC. Now the DC voltage coming in through the lower terminal is 540V (from three-phase 380...; shaorc Analog electronics

Synchronization of asynchronous clock signals: In asynchronous design, signal synchronization is necessary to prevent metastable states. The synchronization of single-bit signals is usually done by clock latching. From the perspective of asynchron...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components