EEWORLDEEWORLDEEWORLD

Part Number

Search

0100700122024

Description
Board Connector, 24 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size183KB,3 Pages
ManufacturerRatioplast Electronics
Environmental Compliance
Download Datasheet Parametric View All

0100700122024 Overview

Board Connector, 24 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal

0100700122024 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1380966197
Reach Compliance Codecompliant
body width0.098 inch
subject depth0.161 inch
body length2.4 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialCOPPER ZINC
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
insulator materialPOLYAMIDE46
MIL complianceNO
Plug contact pitch0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
Plating thickness236u inch
Rated current (signal)3 A
GuidelineUL
Terminal length0.129 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts24
UL Flammability Code94V-0
Ratioplast-Electronics H.Wiedemann GmbH
Jockweg 66, D-32312 Lübbecke
Tel.: +49 (0) 5741 23661-0
Fax: +49 (0) 5741 23661-20
E-Mail: info@ratioplast.de
Ratioplast
Electronics
|
Stiftleisten Raster 2,54mm / Pin Header pitch 2,54mm
(N-1)x2,54
2,54
0,63
Serie 010
D
0,15
A
B
2,5
Abmessungen / dimensions
Code
01
02
2,5
03
04
0,63
05
06
D
A
0,15
07
B
Andere Abmessungen auf Anfrage / other dimensions on request
A
11,30
12,60
14,70
16,50
17,70
19,80
21,60
B
5,50
6,80
8,90
10,70
11,90
14,00
15,80
C
3,30
3,30
3,30
3,30
3,30
3,30
3,30
C
E
(N/2-1)x2,54
2,54
C
E
0,15
C
E
2,54
Technische Daten / Technical Data
Isolierkörper / Insulator
Kontaktmaterial / Contact material
Nennspannung / Current Voltage
Nennstrom / Current Rating
Temperaturbereich / Temperatur Range
Lötwärmebeständigkeit / Ressistance soldering
7,50
D= Länge der selektiven Veredelung min.4,5mm
Lenght of selective plating min 4,5mm
E= 1,27mm +0,25mm
1,00
2,54
Raster / Pitch
2,54mm
(N/3-1)x2,54
2,54
5,00
0,63
D
A
B
Empfohlenes Leiterplatten Layout
Recommended P.C.B. Layout
(PCB Tolerance +0,05)
2,54
Stanyl (UL94-V0)
CuZn30
250V AC
3A
-55°C....+125°C
235°C (30-60 sec.)
260°C (10 sec.)
weitere Informationen auf Anfrage / more information on request
Bestellbeispiel
How to order
Bitte ersetzen Sie X durch unten aufgeführten Code
Please replace X with coding listed below
010
Codierte Pinlänge / Encoded pin length
(siehe Tabelle / see table)
Veredelung / Plating
00=
verzinnt / tin plating
25=
0,25μm selektiv vergoldet / selective gold plating
03=
0,1-0,2μm vergoldet / gold plating
(andere Veredelungen auf Anfrage / other platings on request)
Anzahl Reihe / Number of row
1=
1-reihig / 1-row,
2=
2-reihig / 2-row,
3=
3-reihig / 3-row
Ausführung / Version
1=
gerade / straight
Raster / Pitch
2=
2,54mm
3=
5,08mm
9=
Sonderraster / other pitch
Polzahl / Number of contacts
002...050
(1-reihig / 1-row)
004...100
(2-reihig / 2-row)
006...150
(3-reihig / 3-row)
XX XX X 1 X X X X
Seite/ Page 94
Ratioplast-Electronics, H.Wiedemann GmbH Sonderanfertigungen und andere Veredelungen auf Anfrage. Die Vervielfältigung dieser Unterlagen durch Kopieren oder Nachdruck ist
nur mit ausdrücklicher Genehmigung des Herausgebers gestattet. Zuwiderhandlung verplichtet zu Schadensersatz. Mit Erscheinen dieses Kataloges verlieren vorherige Ausgaben Ihre
Gültigkeit. Design und technische Änderung vorbehalten / Customer Designs and special platings on request. The duplication of this cataloge by copying or reprint is used by permission
of the publisher only. In case of contravention, you will be hold liable for all demages. By appearing this catalog previous editions are no longer valid. All rights reserved.
About Timing Constraints
I have never had a fundamental understanding of the timing constraints of programmable logic devices. Now I have encountered the following situation: Two signals enter the CPLD pin at the same time an...
771235870 FPGA/CPLD
What do you expect EEWORLD to do in 2010?
In 2009, thank you for accompanying EEWORLD all the way... In 2010, we look forward to your continued support for EEWORLD... So, in 2010, what do you expect EEWORLD to do for you in work and life? Loo...
soso Suggestions & Announcements
【Summer Cool Learning】How to Design a Product
As the summer vacation is almost over, I haven't completed the task of the summer cool learning program I received. I'm really sorry. But then again, I look at the questions summarized by the administ...
jishuaihu Integrated technical exchanges
Keystone_SPI
Share a Keystone_SPI routine, TI's latest architecture, let's learn together...
JAYCE_LEO DSP and ARM Processors
Asking for advice on HFSS simulation of waveguide slot antenna
I used HFSS to simulate a waveguide slot antenna array. The size and position of the slots were set, but the result was different from what I expected. I don't know where the simulation parameters are...
ahulym RF/Wirelessly
DC-DC conversion knowledge (English classic)
[i=s] This post was last edited by qwqwqw2088 on 2016-6-25 23:03 [/i] DC-DC conversion knowledge[b][size=5] [/size][/b]...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2714  2490  113  75  251  55  51  3  2  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号