EEWORLDEEWORLDEEWORLD

Part Number

Search

D4A1000-18302AFC-G

Description
Parallel - Fundamental Quartz Crystal, 4.1MHz Nom, HC-49/U, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size698KB,3 Pages
ManufacturerDB Lectro Inc
Environmental Compliance  
Download Datasheet Parametric View All

D4A1000-18302AFC-G Overview

Parallel - Fundamental Quartz Crystal, 4.1MHz Nom, HC-49/U, 2 PIN

D4A1000-18302AFC-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1390514981
package instructionHC-49/U, 2 PIN
Reach Compliance Codeunknown
Other featuresAT-CUT; TR
Ageing3 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.002%
frequency tolerance30 ppm
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency4.1 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
physical sizeL11.05XB4.65XH13.46 (mm)/L0.435XB0.183XH0.53 (inch)
Series resistance60 Ω
surface mountNO
QUARTZ CRYSTAL
Holder Code A, RESISTANCE WELDED HC-49/U PACKAGE
FEATURE
Height 13.46mm
A resistance weld completely sealed type
The tight frequency stability
Copes with high density mounting and is the optimum for
mass production
Lead Free & RoHS Compliant
ELECTRICAL SPECIFICATIONS
Nominal frequency:
Oscillation mode:
Operating temperature range
Storage temperature range
Frequency tolerance:
Frequency stability
Load capacitance:
Equivalent series resistance
Parallel capacitance(Co):
Drive level
Insulation resistance:
1.8432MHz to 150.000MHz
See below table
-20℃--+70℃ (Typical), -10℃ ~ +60℃,
-40℃ ~ +85℃, or specify
-40℃--+85℃
±30PPM
at 25±2℃ (Typical), or specify
±50PPM
over -20~70℃ (Typical), or specify
16pF, 18pF, 20pF, 30pF, series, or specify
See below table
7PF Max
100 µW Typical
More than 500MΩ AT DC100V
EQUIVALENT SERIES RESISTANCE(ESR) AND OSCILLATION MODE
Frequency Range
1.843MHz~1.999MHz
2.000MHz~2.399MHz
2.400MHz~2.999MHz
3.000MHz~3.199MHz
3.200MHz~3.499M
Hz
3.500MHz~3.899MHz
3.900MHz~4.099MHz
4.100MHz~5.999MHz
E.S.R
(
Ω)
350Max
300Max
200Max
150Max
100Max
90Max
70Max
60Max
Mode
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Frequency Range
6.000MHz~6.999MHz
7.000MHz~9.999MHz
10.000MHz~12.999MHz
13.000MHz~30.000MHz
24.000MHz~29.999MHz
30.000MHz~65.000MHz
60.000MHz~99.999MHz
100.000MHz~150.000MH
z
E.S.R
(
Ω)
50Max
30Max
20Max
20Max
50Max
40Max
90Max
60Max
Mode
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Third
Overtone
Third
Overtone
Third
Overtone
Fundamental/
AT
DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com
Issues that need to be paid attention to in the design of audio components in mobile phone PCB design
As the audio functionality in mobile phones continues to increase, much attention is still focused on the RF subsystem in circuit board design, and audio circuits often receive the least attention. Ho...
ESD技术咨询 PCB Design
Why does LED generate heat? What are the main reasons for LED heating?
[hide] Like traditional light sources, semiconductor light emitting diodes (LEDs) also generate heat during operation, and the amount depends on the overall luminous efficiency. Under the action of ex...
探路者 LED Zone
Another way to solder two 75-5 video cables (multiple images)
I believe everyone has had the experience of welding video cables. Sometimes the wire is almost pulled to the right position. In order to save materials, you have to weld a section of wire to extend i...
clark Industrial Control Electronics
STM32F769I-DISCO evaluation (3) power-on test
The firmware has been burned on the board before leaving the factory. The most important thing before power-on testing is power supply. From the STM32F769I-DISCO user manual, we can know that STM32F76...
dql2016 stm32/stm8
EEWORLD University ---- Xilinx official Zynq-7000 SoC teaching video
Xilinx official Zynq-7000 SoC teaching video : https://training.eeworld.com.cn/course/581...
chenyy FPGA/CPLD
How to generate a sine wave to implement SPWM control?
Currently I use ISE software and VHDL language. I want to generate a .coe file and put it into ROM to get a sine wave, and compare the sine wave and the triangle wave through programming. I don't know...
madsnail123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2357  1132  1647  1175  1445  48  23  34  24  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号