9C08052A1913FKHFT datasheet, PDF

9C08052A1913FKHFT: Descriptionres 191k ohm 1/8W 1% 0805 smd; CategoryPassive components The resistor; ManufacturerYAGEO; Websitehttp://www.yageo.com/; Environmental Compliance

Download Datasheet Parametric View All

9C08052A1913FKHFT Overview

res 191k ohm 1/8W 1% 0805 smd

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	conform to
Maker	YAGEO
package instruction	CHIP
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	LASER TRIMMABLE
structure	Chip
JESD-609 code	e3
Manufacturer's serial number	RC0805
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.5 mm
Package length	2 mm
Package shape	RECTANGULAR PACKAGE
Package form	SMT
Package width	1.25 mm
method of packing	TR, PAPER, 7 INCH
Rated power dissipation(P)	0.125 W
Rated temperature	70 °C
resistance	191000 Ω
Resistor type	FIXED RESISTOR
series	9C0805(1%,100PPM)
size code	0805
surface mount	YES
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	100 ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	1%
Operating Voltage	150 V

Unable to download: When I use JTAG to download 149, a message appears:FATAL ERRORSecurity fuse ××ownSession aborted. I cannot download the program.According to the message, the security fuse is broken. But my 149 is new...; baiyun555 Microcontroller MCU

Design of USB virtual serial port in embedded system: In modern embedded systems, asynchronous serial communication interfaces often appear as standard peripherals in single-chip microcomputers and embedded systems. However, as personal computer general ...; huhgu Embedded System

Help: AGC automatic gain control (please help check if this circuit diagram is correct): Implementation: Is this diagram of AGC automatic gain control correct? How can I modify it? Please help~~...; 绿茶 Analog electronics

[Reprint] Processing of inout signals in Verilog: Original address: Processing of inout signals in Verilog Author: bbccy1. The inout port cannot be assigned a value of reg type and therefore cannot be used in the always statement. 2. Conditional stat...; ming1005 FPGA/CPLD

Does the MAX V series CPLD support PLL?: Does the MAX V series CPLD support PLL? What should I do if it does not support it? I need help from an expert. I am currently using QuartusII 11.0, and it does not show that my 5M80ZE64C5N can use PL...; kimi170 FPGA/CPLD

Circuit principle of constant current charging: [Ask if you don't understand] As shown in the figure below, the top VCC is an output of the secondary side of the transformer, which indicates that the op amp U1A is in overvoltage shutdown mode, and ...; shaorc Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components