EEWORLDEEWORLDEEWORLD

Part Number

Search

531EC010M000DG

Description
LVPECL Output Clock Oscillator, 10MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size127KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531EC010M000DG Overview

LVPECL Output Clock Oscillator, 10MHz Nom, ROHS COMPLIANT PACKAGE-6

531EC010M000DG Parametric

Parameter NameAttribute value
Objectid1283401687
package instructionROHS COMPLIANT PACKAGE-6
Reach Compliance Codeunknown
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency10 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGOLD OVER NICKEL
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
TO
1 . 4 GH
Z
)
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
OE
2
5
CLK–
GND
3
4
CLK+
Si530 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
2
5
NC
GND
3
4
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
1
6
V
DD
NC
2
5
CLK–
GND
3
4
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.4 5/13
Copyright © 2013 by Silicon Laboratories
Si530/531
The ADC data of TM4C123GH6PM cannot be transmitted successfully using uDMA ping-pong mode. Please help me find where the configuration is wrong. Thank you!
In my question, the timer triggers the ADC conversion, and after the conversion, the data is moved to the buffer using uDMA. In ping-pong mode, the master/slave control structure is configured. The ti...
HQing Microcontroller MCU
Circuit Design of Ultrasonic Distance Measurement System
1. Introduction Because ultrasound has strong directivity, slow energy consumption, and long propagation distance in the medium,......
zzzzer16 Test/Measurement
Do you think domestic regulators will prevent Nvidia from acquiring ARM?
Chinese technology companies including Huawei have expressed strong concerns to domestic regulators about Nvidia's plan to acquire ARM, which could derail the $40 billion deal, sources reportedly said...
eric_wang Talking
Apple patented technology
Apple patented technology...
Smithlee89 RF/Wirelessly
I am making an electronic piano playing system. How can I use Quartus II to simulate it? The waveform I simulated is too weird. I really need help.
程序如下:[size=10.5pt]modulepiano(in,clk_6MHz,clk_4Hz,song,speaker);[/size][align=left]input in,clk_6MHz,clk_4Hz,song;[/align][align=left]output speaker;[/align][align=left]reg speaker;[/align][align=left...
gerredgk FPGA/CPLD
[Qinheng RISC-V core CH582] Application of ADC and general controller
This issue brings some very practical dry goods. In the actual control system design process, we usually use the designed filter. Through MATLAB, we can not only get IIR and FIR filters, but also real...
javnson Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 428  385  676  1992  2577  9  8  14  41  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号