FTC08DRYN datasheet, PDF - EEWORLD Datasheet

FTC08DRYN: DescriptionCard Edge Connector, 16 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle; CategoryThe connector The connector; File Size640KB，5 Pages; ManufacturerSullins Connector Solutions

Download Datasheet Parametric View All

FTC08DRYN Overview

Card Edge Connector, 16 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1157040252
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	NONE
body width	0.33 inch
subject depth	0.431 inch
body length	1.075 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact material	NOT SPECIFIED
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	600VDC V
maximum insertion force	4.448 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	GLASS FILLED POLYPHENYLENE SULFIDE
JESD-609 code	e0
Plug contact pitch	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	200 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.556 mm
Plating thickness	100u inch
Rated current (signal)	3 A
reliability	COMMERCIAL
Terminal length	0.44 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	16
Evacuation force-minimum value	.278 N

This Material Copyrighted By Its Respective Manufacturer

TMS320VC33 Study Notes Development Environment: TMS320VC33 is an early DSP product of TI. The development environment we are more exposed to when using TI's DSP is CCS. However, it must be said that the development of VC33 can only be developed in ...; Aguilera Microcontroller MCU

SPI communication between FPGA and STM32: [i=s] This post was last edited by From Getting Started to Giving Up on 2018-8-31 19:15 [/i] From the perspective of resource configuration, processors such as ARM and DSP integrate computing units, s...; 从入门到放弃 Creative Market

ST bluDFU, can you provide the source code of this upgrade app?: Or is there any document that introduces the ota_reset_mangerl process...; mfc4143 ST - Low Power RF

cpld output frequency variable square wave problem: I want to use cpld to output a square wave with adjustable frequency. Can I use a potentiometer and an A/D externally to adjust the potentiometer? Is there any good way?...; jiliyate FPGA/CPLD

ZYNQ cannot be burned to NAND Flash via JTAG: The board used is the EBAZ4205 mining board. I compiled the uboot myself and wanted to burn it into NAND. When burning, the following prompt appeared. The burning was unsuccessful and it was always "f...; duanks FPGA/CPLD

The Secret of Nano-Measurement Electrical Connection to DUT: For nanodevices[1] Tobetween components, it is necessary to provide corresponding fixtures, microscopes andprobe systems.[2] Today’s nanoscale researchers are using tools such as atomic force microsco...; Jack_ma Test/Measurement

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components