EEWORLDEEWORLDEEWORLD

Part Number

Search

DFN114-KTR64.000MHZXH50

Description
TTL Output Clock Oscillator, 64MHz Nom, DIL-14
CategoryPassive components    oscillator   
File Size116KB,4 Pages
ManufacturerCTS
Environmental Compliance
Download Datasheet Parametric View All

DFN114-KTR64.000MHZXH50 Overview

TTL Output Clock Oscillator, 64MHz Nom, DIL-14

DFN114-KTR64.000MHZXH50 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Manufacturer's serial numberDFN114-KT
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency64 MHz
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Oscillator typeTTL
Output load10 TTL
physical size20.3mm x 12.7mm x 5.1mm
longest rise time5 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
TTL OR HCMOS PRECISION OSCILLATORS
DFN 14-K & DFN 114-K
KEY FEATURES
1 to 70 MHz
± 15 ppm overall stability available
Encapsulated crystal
APPLICATIONS
Sonet/SDH/Avionics/High rel. clocks
Function
NC/Trim/Enable
GND
Output
Vcc
NC
TYPE
Frequency Range
PIN 1
DFN 14
DFN 114
20.3±0.1
15.24
PIN 1
20.3±0.1
15.24 (6*2.54)
12.7±0.1
12.7±0.1
7.62
0.75±0.1
DFN 14
1
7
8
14
DFN 114
1
7
8
14
others
6.3 5.1±0.1
H±0.1
7.62
0.45
6.3
0.45
H = 5.10 mm
DFN 14-KH & DFN 114-KH
1 to 70 MHz
DFN 14-KT & DFN 114-KT
1 to 70 MHz
ELECTRICAL SPECIFICATIONS
supply voltage
supply current (no load)
25 MHz
> 25 MHz
5 V ± 10 %
10 mA (KH), 20 mA (KHZ)
40 mA (KH), 50 mA (KHZ)
HCMOS 50 pF up to 25 MHz, 15 pF above
40/60 ...60/40 % @ 50% level
10 to 90 %
10 ns up to 25 MHz or
5 ns > 25 MHz
4.5 V/
0.5 V
10 ms @ 4.5 V
5 V ± 10 %
20 mA
50 mA
10 TTL
40/60...60/40 % @ 1.4 V
0.4 to 2.4 V
5 ns up to 25 MHz or
3 ns > 25MHz
2.4 V/
0.4 V
10 ms @ 4.5 V
output load
duty cycle
rise/fall times (HCMOS @ 15 pF load)
high/low levels
start up
FREQUENCY STABILITY
types
all types
remark
temperature range
0 to 70°
C
-40 to 85°
C
-55 to 125°
C
stability [ ppm ] and temperature code
stability
code
stability
code
stability
code
XB15
XB25
XB50
± 15
± 25
± 50
XE25
XE50
XE100
± 25
± 50
± 100
XH50
XH75
XH100
± 50
± 75
± 100
st
includes calibration at 25° temperature, ageing, Vcc and load changes 1 year
C,
OPTIONS
tight symmetry (f
50 MHz)
tri-state control (higher current)
CODE
R
Z
45/55...55/45 %
high or open = enable, low = high Z
45/55...55/45 %
high or open = enable, low = high Z
ORDERING CODE
Example
type + option code + frequency + temperature code
DFN 14-KH 49.152 MHz XB15
DFN 114-KTR 32.000 MHz XH50
TYPE
DFN 14-K & DFN 114-K
REVISION
02
CHECKED
NE
DATE
10.10.2002
PAGE
32
TDS510USB Plus emulator has an error when connecting to TMS320F2812
出现仿真器连接错误: Error connecting to the target: Error 0x80000240/-114 Fatal Error during: Initialization, OCS, This error was generated by TI's USCIF driver. SC_ERR_CTL_BUSYThe controller's commands are ta...
Aguilera DSP and ARM Processors
[DIY] 24 hours of emotion (modern version) Homemade LED dot matrix electronic clock
All circuit diagrams and PCB board files, as well as a full set of C language source code , including project files, have been uploaded on the second floor.Eighteen years ago, whenever I passed by the...
yanzeyuan DIY/Open Source Hardware
Does anyone know what the coating on the inner pot of a bread machine is?
Does anyone know what the coating of the bread machine's inner pot is? Is it different from the Teflon coating of the previous non-stick pans? I seem to remember that there was a problem with the coat...
wangfuchong Talking
Purgatory Legend-The battle of key debounce based on spike pulse
[align=left]Spike pulse is a very important signal in circuit design. In many large-scale designs, the cascade handshake signal between modules generally uses spike pulse. The correct application of s...
梦翼师兄 FPGA/CPLD
With a late ticket, you no longer have to worry about being fined for being late.
With the late ticket, you no longer have to worry about being fined for being late, hahaha...
ledjob88 Talking
[Project source code] FPGA-based cmos_init OV5640 camera I2C interface controller
OV5640 provides an SCCB interface to accept various initialization settings of the application processor. This interface is fully compatible with the I2C bus, so here is an implementation program base...
小梅哥 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2168  1484  789  2332  1139  44  30  16  47  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号