EEWORLDEEWORLDEEWORLD

Part Number

Search

CH931A205KG30A4

Description
CAPACITOR, CERAMIC, MULTILAYER, 100V, C0G, 2uF, THROUGH HOLE MOUNT, RADIAL LEADED-4
CategoryPassive components    capacitor   
File Size49KB,1 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CH931A205KG30A4 Overview

CAPACITOR, CERAMIC, MULTILAYER, 100V, C0G, 2uF, THROUGH HOLE MOUNT, RADIAL LEADED-4

CH931A205KG30A4 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1995168600
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance2 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee0
Manufacturer's serial numberCH
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
positive tolerance10%
Rated (DC) voltage (URdc)100 V
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWIRE
Stacked Leaded MLC Capacitors
CH-CV Series
10nF to 180 µF
BS9100 approved
50V to 500 VDC
Low ESR/ESL
-55ºC to +125ºC
1B/C0G and 2C1/X7R Dielectrics
50-500V ESCC 3001/030
1-3kV ESCC 3001/034
This range allows SMPS engineers to select the best volumetric solution for input and
output filter applications in high reliability designs. Utilizing advanced multilayer ceramic
techniques to minimize ESR/ESL giving high current handling properties appropriate for
filtering, smoothing and decoupling circuits. CH-CV series parts are qualified for ESA.
HOW TO ORDER
CV
Style
Code
52
Size
Code
5
C
106
M
G
3
0
A
2
Voltage Dielectric Capacitance Code Capacitance Specification Code
Finish Code
Lead Dia.
Lead Space Lead Style
Code
Code
(2 significant digits
Tolerance
A = Non-customized 3 = Uncoated
Code
Code
Code
5 = 50V
A = C0G
+ no. of zeros)
J = ±5%
G = 9100
8 = Coated
0 = Standard A = Standard 2 = 2 Terminal
1 = 100V C = X7R Examples:
K = ±10%
(classified as
4 = 4 Terminal
2 = 200V
1 µF = 105
M = ±20%
uninsulated)
This style is
7 = 500V
10 µF = 106
P = -0 +100%
only available
100 µF = 107
in 3 & 4 chip
assemblies
CH
Style
Code
52
Size
Code
5
C
106
M
G
3
0
A
0
Voltage Dielectric Capacitance Code Capacitance Specification Code
Finish Code
Lead Dia.
Lead Space
Lead Style
Code
Code
(2 significant digits
Tolerance
A = Non-customized 3 = Uncoated
Code
Code
Code
5 = 50V
A = C0G
+ no. of zeros)
J = ±5%
G = 9100
8 = Coated
0 = Standard A = Standard 0 = Straight
1 = 100V C = X7R Examples:
K = ±10%
(classified as
dual in line
2 = 200V
1 µF = 105
M = ±20%
uninsulated)
4 = 4 Terminal
7 = 500V
10 µF = 106
P = -0 +100%
100 µF = 107
CAPACITANCE VALUE
CH/CV41-44
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
C0G
Min Cap µF
0.068
0.047
0.033
0.01
0.12
0.10
0.068
0.022
0.22
0.15
0.12
0.033
0.39
0.27
0.22
0.068
0.39
0.27
0.22
0.068
0.39
0.27
0.22
0.068
0.68
0.56
0.39
0.12
1.2
1.0
0.82
0.22
C0G
Max Cap µF
0.39
0.33
0.27
0.068
0.68
0.47
0.39
0.1
1.2
1.0
0.68
0.22
2.2
1.8
1.2
0.39
2.2
1.8
1.2
0.39
2.7
2.2
1.8
0.56
3.9
3.3
2.7
0.82
5.6
4.7
3.9
1.5
X7R
Min Cap µF
1.8
1.0
0.33
0.12
3.9
2.2
0.68
0.27
6.8
4.7
1.0
0.47
12
8.2
2.2
0.82
12
8.2
2.2
0.82
15
12
2.2
0.82
22
15
3.9
1.5
39
33
8.2
2.7
X7R
Max Cap µF
12
10
2.2
1.0
22
15
3.9
1.5
39
33
10
3.3
68
47
12
5.6
68
47
12
5.6
82
47
12
5.6
120
68
27
8.2
180
150
39
18
CH/CV51-54
CH/CV61-64
CH/CV71-74
CH/CV76-79
CH/CV81-84
CH/CV86-89
CH/CV91-94
31
[Special for grabbing a building] Mid-year exam for the Internet of Things: How much do you know about wireless connection technology? (Awards have been awarded)
[size=5][color=Red]Awards Post: [/color][/size][url=https://bbs.eeworld.com.cn/thread-471918-1-1.html][size=5][color=Red]>>[/color][/size][size=5][color=#ff0000]Awards are here! Mid-year exam for the ...
EEWORLD社区 Wireless Connectivity
Please ask the experts
What does it mean when the following content appears in the PCB design rule check? Please give expert guidance Processing Rule: Width Constraint (Min=20mil) (Max=20mil) (Prefered=20mil) (On the board ...
HpGarageII PCB Design
Single Voltage Reference vs. Dual Voltage Reference - III
Now let’s look at other design considerations for these three solutions: space occupied and cost. Space occupancy and costIn addition to system performance, PCB area requirements can be critical in hi...
Aguilera Analogue and Mixed Signal
EEWORLD University Hall ---- FPGA Introduction to Practice (Taught by Teacher Zhixin You)
FPGA Introduction to Practice (Taught by Teacher Zhixin You) : https://training.eeworld.com.cn/course/3690...
phantom7 FPGA/CPLD
How to prevent excessive current when controlling multiple uln2003-driven stepper motors?
There are 12 uln2003 and stepper motors in total. Because the uln2003 outputs a high level when the input is low, it will quickly heat up and smoke when powered on....
sgz10010010 Embedded System
DSP28335 Hardware Overview and Registers
[size=4][color=#000000][backcolor=white]1. DSP28335 chip is from TI company, it is biased towards control direction and floating point processor. Through understanding, we can see that the chip has ma...
Jacktang Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2126  1804  1192  814  1182  43  37  24  17  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号