5038121910440-R datasheet, PDF

5038121910440-R: DescriptionCard Edge Connector, 10 Contact(s), 1 Row(s), Male, Right Angle, Surface Mount Terminal,; CategoryThe connector The connector; File Size212KB，2 Pages; ManufacturerWurth Elektronik

Download Datasheet Parametric View All

5038121910440-R Overview

Card Edge Connector, 10 Contact(s), 1 Row(s), Male, Right Angle, Surface Mount Terminal,

Parameter Name	Attribute value
Objectid	4001393155
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	15
Connector type	FFC/FPC CONNECTOR
Contact to complete cooperation	TIN
Contact completed and terminated	TIN
Contact point gender	MALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.039 inch
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	1 mm
Termination type	SURFACE MOUNT
Total number of contacts	10
UL Flammability Code	94V-0

What does %%f mean in batch processing?: I saw %%f in a batch file. I looked it up and it means %f, but I couldn't find out what %f means. . There is also a sentence like this: set progs=!progs! How do you understand this? Is anyone familiar...; yanandren TI Technology Forum

[Free trial of Renesas MCU kit] + Solve the garbled code problem of the debugging serial port: [i=s]This post was last edited by IC Crawler on 2014-8-28 13:44[/i] The garbled code problem of the debugging serial port that I encountered a few days ago has been solved. I would like to thank [size...; IC爬虫 Renesas Electronics MCUs

How to convert PCB files from Altium Designer to Geber: [align=left][font=宋体]Last week I saw a forum user asking about the issue of importing AD files to Geber files, so I plan to introduce the method of converting AD files to Geber this week. Why do we ha...; okhxyyo PCB Design

Design of USB2.0 Controller Based on FPGA: [b]Abstract: [/b] This paper introduces a method of designing a USB2.0 function controller using VHDL, and describes its principle and design idea in detail, and implements it on FPGA. [b]Keywords [/b...; 程序天使 FPGA/CPLD

【GD32450I-EVAL】Timer test ADC speed: [i=s]This post was last edited by tinnu on 2020-10-8 13:57[/i]Testing the ADC speed requires the support of a timer, so you must first understand the timer function.1. Timer clockThe timer clock goes ...; tinnu GD32 MCU

PROTEUS Technical Paper: PROTEUS technical papers are available for download...; valorwang Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components