ABL3-06.0000MHZ-S-N-4-X-TRAY datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABL3-06.0000MHZ-S-N-4-X-TRAY

ABL3-06.0000MHZ-S-N-4-X-TRAY: DescriptionSeries - Fundamental Quartz Crystal, 6MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL3-06.0000MHZ-S-N-4-X-TRAY Overview

Series - Fundamental Quartz Crystal, 6MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN

ABL3-06.0000MHZ-S-N-4-X-TRAY Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1930679597
package instruction	ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Japan
YTEOL	5.95
Other features	AT CUT; TRAY
Ageing	5 PPM/YEAR
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.002%
frequency tolerance	30 ppm
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	6 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
physical size	L11.5XB5.0XH2.0 (mm)/L0.453XB0.197XH0.079 (inch)
Series resistance	100 Ω
surface mount	NO

Preview

Download Datasheet

View All

HC/49US (AT49) MICROPROCESSOR CRYSTAL

ABL3 Series

FEATURES:

• Reduced height at 2.0mm

• High reliability & Low Cost

• Tight stability & extended temperature

• Proven resistance welded metal package

RoHS

Compliant

APPLICATIONS:

• Home electronics

• Computers, modems, and communications

• Automotive and industrial

• High-precision TCXO and clock applications

• Microprocessors

11.5 x 5.0 x 2.0 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency

Operation Mode

ABL3 Series

3.579545 MHz to 70 MHz

AT cut (Fundamental or 3rd OT) or BT cut (See options)

3.579545MHz - 24.0MHz (Fundamental) (Standard)

24.01 - 70.00MHz (3rd- Overtone) (Standard)

24.01MHz - 50.00MHz (Fund. AT or BT) (See options)

0°C to + 70°C (see options)

- 55°C to + 125°C

± 50 ppm max. (see options)

See Table 1

7pF max.

18pF (see options)

1 mW max., 100µW typical

± 5ppm max.

500 M

Ω

min at 100Vdc ± 15V

1µW to 500µW

Change in frequency (Maximum - Minimum) over DLD range < ±10ppm

Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value

Maximum ESR over DLD range < Max ESR value

Operating Temperature

Storage Temperature

Frequency Tolerance at +25°C

Frequency Stability over the

Operating Temp. (Ref to +25°C)

Equivalent Series Resistance

Shunt Capacitance C

Load Capacitance C

Drive Level

Aging at 25°C ± 3°C Per Year

Insulation Resistance

Drive level dependency (DLD),

minimum 7 points tested

TABLE 1: ESR

FREQUENCY (MHz)

3.579 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

ESR (Ω)

Ω

180

120

100

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised:

09.01.10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Single solar battery charger working circuit

DC motor excitation current

Switching power supply circuit diagram using MC44602

Large current-voltage converter circuit diagram

555 infrared remote control fan speed switch circuit

Computer motherboard circuit diagram 815 3_21

Fluke-279FC+ Field Application: [i=s]This post was last edited by fyaocn on 2016-9-23 12:23[/i] 1. Overview The original plan was to conduct field verification of the specific solutions proposed for the actual problems. Therefore, t...; fyaocn Test/Measurement

How to Start DSP Applications Using DSP/BIOS II: How to use DSP/BIOS II to start DSP applications...; 灞波儿奔 DSP and ARM Processors

Help (Large screen display scanning circuit design based on CPLD): Design of large screen display scanning circuit based on CPLDI want to know the content and implementation plan of the research, the technical route, the feasibility analysis of the adopted plan, etc....; migiyuchen MCU

[TI recommended course] #Optimizing system-level design through industrial Ethernet#: //training.eeworld.com.cn/TI/show/course/5647...; 54chenjq TI Technology Forum

Ask a question that everyone knows is very weak: What is the relationship between the flash memory and RAM and ROM in 430?I am a dull boy and I can't figure it out .Is the program running in RAM or flash?If we make an analogy, can we imagine that fl...; Titan Microcontroller MCU

Altera Embedded Program: Today I saw the article "Altera Embedded Program" on the homepage of EEWORLD . After reading it carefully, I felt that the continuous development of new technologies has brought us many opportunities....; yzl624358 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components