1311-24-B1-01 datasheet, PDF - EEWORLD Datasheet

1311-24-B1-01: DescriptionBoard Connector, 24 Contact(s), 1 Row(s), Female, Straight, 0.079 inch Pitch, Surface Mount Terminal, Plug; CategoryThe connector The connector; File Size84KB，1 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

1311-24-B1-01 Overview

Board Connector, 24 Contact(s), 1 Row(s), Female, Straight, 0.079 inch Pitch, Surface Mount Terminal, Plug

Parameter Name	Attribute value
Objectid	1159627817
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	NONE
body width	0.079 inch
subject depth	0.169 inch
body length	1.89 inch
Body/casing type	PLUG
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN
Contact completed and terminated	TIN
Contact point gender	FEMALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	5000000000 Ω
insulator material	POLYAMIDE
Plug contact pitch	0.079 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.794 mm
polarization key	POLARIZED HOUSING
Rated current (signal)	1 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	3.9878 mm
Termination type	SURFACE MOUNT
Total number of contacts	24

Keil5 only successfully added .c files, but failed to add .h files. What should I do?: I need help. When I modified the program, I called a new function, so I added a new file. However, after adding, only the .c file was successfully added, and the .h file could not be added. Moreover, ...; zhuuu Integrated technical exchanges

Altera Reference Design-CORDIC Reference Design: IntroductionThe co-ordinate rotation digital computer (CORDIC) reference design implements the CORDIC algorithm, which converts cartesian to polar coordinates and vice versa and also allows vectors to...; xiaoxin1 FPGA/CPLD

[Xiao Meige SOPC Learning Notes] Altera SOPC Embedded System Design Tutorial: [i=s]This post was last edited by Xinhangxian Paotang on 2017-4-12 11:01[/i] [align=center][color=#000][size=15px][size=5][b]Altera SOPC Embedded System Design Tutorial[/b][b]Chapter 1 Overview[/b][/s...; 芯航线跑堂 FPGA/CPLD

EEWORLD University ---- MSP430 instruction system: MSP430 instruction system : https://training.eeworld.com.cn/course/349...; dongcuipin MCU

Design of HDB3 Codec Based on FPGA: 1 Encoder Design Since VHDL cannot handle negative levels and can only face the two states of "1" and "0", its output needs to be encoded, as shown in Table 1. The encoding is implemented by encoding ...; led123 FPGA/CPLD

CD4046 locks the power grid 50hz phase-locked loop circuit: I use CD4046 and CD4040 (256 frequency division) to phase lock the grid frequency of 50Hz, but I can't adjust it. I don't know the following frequencies: f0: center frequency = 50Hz*256=12.8kHz? ? 2fc...; yilaozhuang Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components