3KH18/1CNK5 datasheet, PDF - EEWORLD Datasheet

3KH18/1CNK5: DescriptionCard Edge Connector, 36 Contact(s), 2 Row(s), Straight, 0.125 inch Pitch, Solder Terminal, Hole .125-.137, Green Insulator, Receptacle; CategoryThe connector The connector; File Size518KB，5 Pages; ManufacturerEaton

Download Datasheet Parametric View All

3KH18/1CNK5 Overview

Card Edge Connector, 36 Contact(s), 2 Row(s), Straight, 0.125 inch Pitch, Solder Terminal, Hole .125-.137, Green Insulator, Receptacle

Parameter Name	Attribute value
Objectid	1225104945
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	7
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	3.055 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	1500VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	CNK
Plug contact pitch	0.125 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	6.35 mm
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.2 inch
Terminal pitch	3.175 mm
Termination type	SOLDER
Total number of contacts	36
Evacuation force-minimum value	.278 N

Urgently looking for experts: I am a novice using DE2 board. I don't know how to configure the pins when designing NIOS2 core. After adding FLASH, how to define the pins of the system edited in the schematic editing environment? I...; Andy22 Embedded System

Antenna gain calculation method: [size=4] Gain refers to the ratio of the power density of the signal generated by the actual antenna and the ideal radiating unit at the same point in space under the condition of equal input power. I...; Jacktang RF/Wirelessly

Calling HCI_SetCallback in bthcsr.dll in Bluetooth driver: I would like to ask experts, how is HCI_SetCallback called in bthcsr.dll? I have no idea, please help and advise....; guqiaoling Embedded System

Ask a question about verilog shift register: module test(CLK,STB,DATA,DOUT);input CLK,STB,DATA;output[7:0] DOUT ; reg[7:0] DOUT;reg[7:0] shifter;reg[7:0] bufferreg ;reg datacoming;reg[2:0] count;//initializeinitialbegincount = 0;datacoming = 0;b...; lilianglaoding FPGA/CPLD

Need help with detailed pinout information for lm733cn: I didn't find the pinout details of lm733cn on Baidu. Thanks to all the experts....; DZXX123 stm32/stm8

Using CPLD to connect DSP and PLX9054: [b]Abstract: [/b]This paper introduces the system design method of using CPLD to realize high-speed data transmission between DSP chip TMS320C6711b and PCI bridge chip PLX9054, and gives the correspon...; maker FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components