EEWORLDEEWORLDEEWORLD

Part Number

Search

501S41N271KF6U

Description
CAPACITOR, CERAMIC, MULTILAYER, 500V, C0G, 0.00027uF, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size138KB,2 Pages
ManufacturerJohanson Dielectrics
Environmental Compliance  
Download Datasheet Parametric View All

501S41N271KF6U Overview

CAPACITOR, CERAMIC, MULTILAYER, 500V, C0G, 0.00027uF, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT

501S41N271KF6U Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1715143728
package instruction, 1210
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial number501S41
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED, 13 INCH
positive tolerance10%
Rated (DC) voltage (URdc)500 V
size code1210
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
H
IGH
V
OLTAGE
S
URFACE
M
OUNT
MLCC
S
250 - 6,000 VDC
These high voltage capacitors feature a special internal
electrode design which reduces voltage concentrations by
distributing voltage gradients throughout the entire capacitor.
This unique design also affords increased capacitance values
in a given case size and voltage rating. The capacitors are
designed and manufactured to the general requirement of
EIA198 and are subjected to a 100% electrical testing making
them well suited for a wide variety of telecommunication,
commercial, and industrial applications.
A
PPLICATIONS
• Analog & Digital Modems
• Lighting Ballast Circuits
• DC-DC Converters
• LAN/WAN Interface
• Voltage Multipliers
• Back-lighting Inverters
NOW AVAILABLE
with Polyterm
®
soft termination option for
demanding environments & processes. Visit our website for full details.
C
ASE
S
IZE
JDI /EIA
Inches
L
W
T
E/B
L
W
T
E/B
.080 ±.010
.050 ±.010
.055 Max.
.020 ±.010
.125 ±.010
.062 ±.010
.067 Max.
.020 ±.010
(mm)
(2.03 ±.25)
(1.27 ±.25)
(1.40)
(0.51±.25)
(3.17 ±.25)
(1.57 ±.25)
(1.70)
(0.51±.25)
Rated
Voltage
250
500
630
1000
250
500
630
1000
2000
3000
250
500
630
1000
2000
3000
500
630
1000
2000
3000
4000
5000
6000
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
C
APACITANCE
S
ELECTION
NPO Dielectric
Minimum
Maximum
-
10
10
10
-
10
10
10
10
10
-
10
10
10
10
10
10
10
1.0
1.0
1.0
1.0
1.0
1.0
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
-
680
560
390
-
1500
1200
1000
220
82
-
3900
2700
1800
560
220
4700
3300
2200
820
470
180
75
75
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
X7R Dielectric
Minimum
Maximum
1000
1000
1000
100
1000
1000
1000
100
100
100
1000
1000
1000
100
100
100
1000
1000
100
100
100
100
47
47
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
0.022
0.010
6800
4700
0.068
0.047
0.027
0.018
4700
1000
0.220
0.100
0.056
0.047
3900
2700
0.100
0.068
0.047
8200
3900
2200
1000
100
µF
µF
pF
pF
µF
µF
µF
µF
pF
pF
µF
µF
µF
µF
pF
pF
µF
µF
µF
pF
pF
pF
pF
pF
R15/0805
R18/1206
S41/1210
L
W
T
E/B
.125 ±.010
.095 ±.010
.080 Max.
.020 ±.010
(3.18 ±.25)
(2.41 ±.25)
(2.03)
(0.51±.25)
R29/1808
L
W
T
E/B
.189 ±.010
.080 ±.010
.085 Max.
.020 ±.010
(4.80 ±.25)
(2.03 ±.25)
(2.16)
(0.51±.25)
Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2
( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.
6
www.johanson dielectrics.com
【Design Tools】Xilinx_ISE9[1].1Use the full process Chinese book.part2
4.1.1 Brief Introduction to ISE Xilinx is the world's leading supplier of complete programmable logic solutions. It develops, manufactures and sells a wide range of advanced integrated circuits, softw...
nwx8899 FPGA/CPLD
What is the difference between Via and Pad in PCB
What is the difference between Via and Pad in PCB design file? Via is called via, which can be divided into through hole, blind hole and buried hole. It is mainly used for connecting wires in differen...
szjlcw PCB Design
Today is a holiday. How do the men in the forum express their feelings to their wives?
Haha, after Valentine's Day, Women's Day is here.No matter what festival it is, it is a day for women to say whatever they want and men to listen to whatever they want.Engineers who have wives, how do...
soso Talking
seed_tms320vc509a issue
I am a 24K newbie. I accidentally found a Hezhongda board (seed_tms320vc5509dsk) in the school laboratory. I was curious and played with it, but there were many problems. I was depressed and thought o...
nightwalker DSP and ARM Processors
Ask a question
The project I built is missing LPC13XX_Lib/inc, what can I do? Thank you...
lovedata NXP MCU
6410 interrupt problem!
I copied the code to DDR space with 6410 naked running, but now I find that the interrupts have been upgraded to the interrupt function, and all interrupts are not responded. Is it necessary to make o...
lhjlhj111 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 722  1115  2268  200  179  15  23  46  5  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号