531FC316M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FC316M000DGR

531FC316M000DGR: DescriptionLVDS Output Clock Oscillator, 316MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FC316M000DGR Overview

LVDS Output Clock Oscillator, 316MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC316M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	316 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Two simple street light automatic control circuit diagrams

Photodiode isolation amplifier circuit diagram composed of ISO212P

555 passive infrared alarm circuit

DM6025, DM630l, DT2232D, DT2234 digital photoelectric tachometer circuit

Underground metal pipeline direction positioning alarm circuit

Computer motherboard circuit diagram 815 1_35

Can the board driver under winXP be used directly under winCE?: Can I ask you guys, can the card driver under winXP be used directly under winCE? Or does it need some transplantation... Thanks! :)...; zhousw08 Embedded System

IO detection: I am writing a C51 microcontroller that needs to check the level status of P3.2 port every 60us. The programming idea is: 1. When the system is running, when a low level interrupt occurs at P3.2 port,...; lsgl Embedded System

In SQL CE connection configuration, how to write the SQL SEVER snapshot file network path?: When setting the NTFS network path in Confiure connectvity support in IIS of SQL CE 3.0, the wizard briefly prompted For example:\\Computername\snapshot_folder_share. How should I enter the path? Expe...; hacky222 Embedded System

Design of ground connection between digital ground and chassis ground: Is this the so-called ground-floor design? What is its function? Can it resist static interference?...; chilezhima Analog electronics

Windriver Wind River's recruitment is about to end: The work location is in Wangjing, Beijing. Interested parties please send your resume to huabing.chu@windriver.com. (Note: 163.com email cannot receive) Wind River Systems Wind River Systems is the gl...; ghmgs Embedded System

vxworks socket programming: How many socket models are there in vxworks? When there are a large number of TCP connections, there is a completion port on Windows and an epoll method on Linux. Is there a similar model on vxworks? ...; geoffreylee599 Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components