EEWORLDEEWORLDEEWORLD

Part Number

Search

ATC116SG182J100TTL

Description
Ceramic Capacitor, Ceramic, 100V, -75/+10ppm/Cel TC, 0.0018uF, 0202
CategoryPassive components    capacitor   
File Size256KB,2 Pages
ManufacturerATC [American Technical Ceramics]
Download Datasheet Parametric View All

ATC116SG182J100TTL Overview

Ceramic Capacitor, Ceramic, 100V, -75/+10ppm/Cel TC, 0.0018uF, 0202

ATC116SG182J100TTL Parametric

Parameter NameAttribute value
Objectid1192131981
package instruction, 0202
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance0.0018 µF
Capacitor typeCERAMIC CAPACITOR
Custom functionsCapacitace, Tolerance, Voltage, Term's
dielectric materialsCERAMIC
length0.457 mm
Manufacturer's serial numberATC116G
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
Rated (DC) voltage (URdc)100 V
seriesATC116G
size code0202
Temperature Coefficient-75/+10ppm/Cel ppm/°C
width0.457 mm
Aniu Ge Series Story Science and Technology Fantasy
The end of 2012 is approaching, and the New Year of 2013 is quietly waving. December 21 has passed, and December 25 will soon be January 1. Brother Niu has read the recent science and technology news ...
jameswangsynnex Robotics Development
Embedded Development Engineer
I have a friend who just graduated from Xiamen University with a master's degree in electronic engineering. He majored in embedded systems and is proficient in C language. He can develop C++ programs ...
highsea Embedded System
Upload a CAN introductory document
What is CAN? Characteristics of CAN, basic concepts of CAN protocol, CAN protocol....
xyufeng2008 MCU
Data Converter FAQs
[i=s]This post was last edited by dontium on 2015-1-23 11:18[/i][align=left][color=#000][font=宋体][size=3]16-bit AD conversion precautions 1. A filter circuit should be added to the signal input end (R...
模拟IC Energy Infrastructure?
clk_in is 20MHz. I need a 12Mhz signal. Is there any simple way to implement this in Verilog?
RT. I used to learn VHDL. I feel dizzy when I first look at VerilogHDL. I don't know how to solve this problem with VHDL. Can you give me some advice? Or is there any alternative method?...
astwyg FPGA/CPLD
Verification of the difference between & and && operators in MCU C language
[b][color=#5E7384]This content is originally created by [size=3]tiankai001[/size], a user of EEWORLD forum. If you want to reprint or use it for commercial purposes, you must obtain the author's conse...
tiankai001 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 562  2011  2884  920  2326  12  41  59  19  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号