INTEGRATED CIRCUITS
PCK2001R
14.318 – 133 MHz I
2
C 1:6 clock buffer
Product specification
2000 Jul 25
Philips
Semiconductors
Philips Semiconductors
Product specification
14.318 – 133 MHz I
2
C 1:6 clock buffer
PCK2001R
FEATURES
•
Typically used to support four registered SDRAM DIMMs
•
16-pin SSOP package
•
See PCK2001 for 48-pin 1:18 buffer part
•
See PCK2001M for 28-pin 1:10 buffer part
•
Optimized for 33 MHz, 66 MHz, 100 MHz and 133 MHz operation
•
Part-to-part skew < 500 ps
•
175 ps skew outputs typical
QUICK REFERENCE DATA
SYMBOL
t
PLH
t
PHL
t
r
t
f
I
CC
PARAMETER
Propagation delay
BUF_IN to BUF_OUT
n
Rise time
Fall time
Total supply current
•
Individual SDRAM clock output enable/disable via I
2
C
•
Multiple V
DD
, V
SS
pins for noise reduction
•
3.3 V operation
•
ESD protection exceeds 2000 V per Standard 801.2
DESCRIPTION
The PCK2001R is a 1–6 fanout buffer used for 133/100 MHz CPU,
66/33 MHz PCI, 14.318 MHz REF, or 133/100/66 MHz SDRAM clock
distribution. 6 outputs are typically used to support up to 4 registered
SDRAM DIMMs commonly found in server applications.
CONDITIONS
V
CC
= 3.3 V, CL = 30 pF
V
CC
= 3.3 V, CL = 30 pF
V
CC
= 3.3 V, CL = 20 pF
V
CC
= 3.465 V
TYPICAL
2.5
2.5
1.0
700
50
UNIT
ns
ns
ps
µA
ORDERING INFORMATION
PACKAGES
16-Pin Plastic SSOP
TEMPERATURE RANGE
0°C to +70°C
ORDER CODE
PCK2001RDB
DRAWING NUMBER
SOT369-1
PIN CONFIGURATION
BUF_OUT0
V
SS0
BUF_OUT2
BUF_IN
V
SS
BUF_OUT7
V
DDI2C
SDA
1
2
16
15
V
DD9
BUF_OUT14
V
SS9
BUF_OUT11
V
DD5
BUF_OUT17
V
SSI2C
SCL
PIN DESCRIPTION
PIN
NUMBER
1, 3
13, 15
6, 11
4
8
9
SA00542
I/O
TYPE
Output
Output
Output
Input
I/O
Input
Input
Input
Input
Input
SYMBOL
BUF_OUT
(0, 2)
BUF_OUT
(11, 14)
BUF_OUT
(7, 17)
BUF_IN
SDA
SCL
V
DD
(5, 9)
V
SS
(0, 9)
V
DDI2C
V
SSI2C
FUNCTION
Buffered clock outputs
Buffered clock outputs
Buffered clock outputs
Buffered clock input
I
2
C serial data
I
2
C serial clock
3.3 V power supply
Ground
3.3 V I
2
C power supply
I
2
C ground
PCK2001R
TOP VIEW
3
4
5
6
7
8
14
13
12
11
10
9
12, 16
2, 14
Intel and Pentium are registered trademarks of Intel Corporation.
I
2
C is a trademark of Philips Semiconductors Corporation.
7
10
2000 Jul 25
2
853-2210 24202
Philips Semiconductors
Product specification
14.318 – 133 MHz I
2
C 1:6 clock buffer
PCK2001R
FUNCTION TABLE
BUF_IN
L
H
H
I
2
CEN
X
H
L
BUF_OUTn
L
H
L
ABSOLUTE MAXIMUM RATINGS
1, 2
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to V
SS
(V
SS
= 0V).
SYMBOL
V
DD
I
IK
V
I
I
OK
V
O
I
O
T
stg
P
TOT
PARAMETER
DC 3.3V supply voltage
DC input diode current
DC input voltage
DC output diode current
DC output voltage
DC output source or sink current
Storage temperature range
Power dissipation per package
plastic medium-shrink SO (SSOP)
For temperature range: 0 to +70°C
above +55°C derate linearly with 11.3mW/K
V
I
< 0
Note 2
V
O
> V
DD
or V
O
< 0
Note 2
V
O
≥
0 to V
DD
–65
–0.5
–0.5
CONDITION
LIMITS
MIN
–0.5
MAX
+4.6
–50
5.5
±50
V
CC
+ 0.5
±50
+150
850
UNIT
V
mA
V
mA
V
mA
°C
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
C
L
V
I
V
O
T
amb
PARAMETER
DC 3.3V supply voltage
Capacitive load
DC input voltage range
DC output voltage range
Operating ambient temperature range in free air
CONDITIONS
LIMITS
MIN
3.135
20
0
0
0
MAX
3.465
30
V
DD
V
DD
+70
UNIT
V
pF
V
V
°C
2000 Jul 25
3
Philips Semiconductors
Product specification
14.318 – 133 MHz I
2
C 1:6 clock buffer
PCK2001R
DC CHARACTERISTICS
SYMBOL
V
IH
V
IL
V
OH
V
OL
I
OH
I
OL
±I
I
I
CC
PARAMETER
V
DD
HIGH level input voltage
LOW level input voltage
3.3V output HIGH voltage
3.3V output LOW voltage
Output HIGH current
Output LOW current
Input leakage current
Quiescent supply current
(V)
3.135 to 3.465
3.135 to 3.465
3.135 to 3.465
3.135 to 3.465
3.135 to 3.465
3.135 to 3.465
3.465
3.465
V
I
= V
DD
or GND
I
O
= 0
I
OH
= –1mA
I
OL
= 1mA
V
OUT
= 1.5V
V
OUT
= 1.5V
TEST CONDITIONS
OTHER
LIMITS
T
amb
= 0°C to +70°C
MIN
2.0
V
SS
– 0.3
3.1
–
–70
65
–5
–
MAX
V
DD
+ 0.3
0.8
–
50
–185
160
5
100
V
V
V
mV
mA
mA
µA
µA
UNIT
2000 Jul 25
4
Philips Semiconductors
Product specification
14.318 – 133 MHz I
2
C 1:6 clock buffer
PCK2001R
AC CHARACTERISTICS
SYMBOL
T
P
T
H
T
L
T
P
T
H
T
L
T
P
T
H
T
L
T
P
T
H
T
L
T
SDRISE
T
SDFALL
T
PLH
T
PHL
DUTY CYCLE
T
SKW
T
DDSKW
PARAMETER
CLK period
CLK HIGH time
CLK LOW time
CLK period
CLK HIGH time
CLK LOW time
CLK period
CLK HIGH time
CLK LOW time
CLK period
CLK HIGH time
CLK LOW time
Rise time
Fall time
Buffer LH propagation delay
Buffer HL propagation delay
Output Duty Cycle
Bus CLK skew
Device to device skew
Measured at 1.5V
133MHz
100MHz
66MHz
33MHz
TEST CONDITIONS
NOTES
1, 6
2, 6, 8
3, 6, 8
1, 6
2, 6, 8
3, 6, 8
1,6
2, 6, 8
3, 6, 8
1, 6
2, 6, 8
3, 6, 8
4, 6, 10
4, 6, 11
6, 7
6, 7
5, 6, 7
1, 6
MIN
29.9
12.3
12.1
14.9
5.6
5.3
9.9
3.3
3.2
7.4
2.6
2.2
1.5
1.5
1.0
1.0
45
LIMITS
T
amb
= 0°C to +70°C
TYP
9
30.0
14.3
14.1
15.0
6.8
6.5
10.01
4.2
4.1
7.5
3.1
2.7
2.0
2.5
2.4
2.6
50
150
MAX
30.2
16.3
16.1
15.2
8.0
7.7
10.2
5.1
5.0
7.7
3.6
3.2
4.0
4.0
3.5
3.5
55
250
500
V/ns
V/ns
ns
ns
%
ps
ps
ns
ns
ns
ns
UNIT
NOTES:
1. Clock period and skew are measured on the rising edge at 1.5V.
2. T
H
is measured at 2.4V as shown in Figure 2.
3. T
L
is measured at 0.4V as shown in Figure 2.
4. T
SDRISE
and T
SDFALL
are measured as a transition through the threshold region V
OL
= 0.4V and V
OH
= 2.4V (1 mA) JEDEC specification.
5. Duty cycle should be tested with a 50/50% input.
6. Over MIN (20pF) to MAX (30pF) discrete load, process, voltage, and temperature.
7. Input edge rate for these tests must be faster than 1 V/ns.
8. Calculated at minimum edge rate (1.5ns) to guarantee 45/55% duty cycle at 1.5V. Pulsewidth is required to be wider at the faster edge to
ensure duty cycle specification is met.
9. All typical values are at V
CC
= 3.3V and T
amb
= 25°C.
10. Typical is measured with MAX (30pF) discrete load.
11. Typical is measured with MIN (20pF) discrete load.
2000 Jul 25
5
京公网安备 11010802033920号
EEWORLD
