Philips Semiconductors
Product data
Low voltage 1:10 differential
PECL clock driver
PCK111
FEATURES
•
100 ps part-to-part skew typical
•
35 ps output-to-output skew typical
•
Differential design
•
V
BB
output
•
Low voltage V
CC
range of +2.375 V to +3.8 V for PECL
•
75 kΩ input pull-down resistors
•
ECL/PECL outputs
•
Form, fit, and function compatible with MC100EP111
DESCRIPTION
The PCK111 is a low skew 1-to-10 differential driver, designed with
clock distribution in mind. It accepts two clock sources into an input
multiplexer. The PECL input signals can be either differential or
single-ended if the V
BB
output is used. The selected signal is fanned
out to 10 identical differential outputs.
The PCK111 is specifically designed, modeled and produced with
low skew as the key goal. Optimal design and layout serve to
minimize gate-to-gate skew within a device, and empirical modeling
is used to determine process control limits that ensure consistent
t
PD
distributions from lot to lot. The net result is a dependable,
guaranteed low skew device.
To ensure that the tight skew specification is met, it is necessary that
both sides of the differential output are terminated into 50
Ω,
even if
only one side is being used. In most applications, all ten differential
pairs will be used, and therefore terminated. In the case where fewer
than ten pairs are used, it is necessary to terminate at least the
output pairs on the same package side as the pair(s) being used on
that side, in order to maintain minimum skew. Failure to do this will
result in small degradations of propagation delay (on the order of
10–20 ps) of the output(s) being used, which, while not being
catastrophic to most designs, will mean a loss of skew margin.
The PCK111 can be used for high performance clock distribution in
+3.3 V or +2.5 V systems. Designers can take advantage of the
PCK111’s performance to distribute low skew clocks across the
backplane or the board. In a PECL environment, series or Thevenin
line terminations are typically used as they require no additional
power supplies.
The PCK111 may be driven single-endedly utilizing the V
BB
bias
output with the CLK0 input. If a single-ended signal is to be used,
the V
BB
pin should be connected to the CLK0 input and bypassed to
ground via a 0.01
µF
capacitor. The V
BB
output can only source/sink
0.2 mA, therefore, it should be used as a switching reference for the
PCK111 only. Part-to-part skew specifications are not guaranteed
when driving the PCK111 single-endedly.
PINNING
Pin configuration
V
CCO
V
CCO
25
Q0
Q0
Q1
Q1
Q2
27
32
31
30
29
28
V
CC
CLK_SEL
CLK0
CLK0
V
BB
CLK1
CLK1
V
EE
1
2
3
4
26
Q2
24 Q3
23 Q3
22 Q4
21 Q4
PCK111
5
6
7
8
20 Q5
19 Q5
18 Q6
17 Q6
Q9 10
Q8 12
Q8 13
Q7 14
Q7 15
V
CCO
16
V
CCO
Q9 11
9
SW00907
Figure 1. Pin configuration
Pin description
SYMBOL
V
CC
CLK_SEL
CLK0, CLK0
V
BB
CLK1, CLK1
V
EE
V
CCO
Q0–Q9
PIN
1
2
3, 4
5
6, 7
8
9, 16, 25, 32
31, 29, 27, 24,
22, 20, 18, 15,
13, 11
30, 28, 26, 23,
21, 19, 17, 14,
12, 10
DESCRIPTION
Supply voltage
Active clock select input
Differential ECL/PECL input pair
V
BB
output
Differential HSTL input pair
Ground
Output drive power supply
voltage
Differential PECL outputs
Q0–Q9
Differential PECL outputs
ORDERING INFORMATION
Type number
n mber
PCK111BD
Package
Name
LQFP32
Description
plastic low profile quad flat package; 32 leads; body 7
×
7
×
1.4 mm
Version
SOT358-1
Temperature
p
range
–40 to +70
°C
2001 Sep 07
2
853-2281 27052
Philips Semiconductors
Product data
Low voltage 1:10 differential
PECL clock driver
PCK111
DC ELECTRICAL CHARACTERISTICS
V
CC
= 0 V, V
ee
= –2.25 to –3.80 V
SYMBOL
I
EE
I
CC
I
IN
V
BB
V
BB
V
IH
V
IL
V
PP
V
CMR
V
OH
V
OL
V
OUTpp
PARAMETER
Internal supply current
Output and internal supply
current
Input current
Internal bias voltage
Internal bias voltage
Input HIGH voltage
Input LOW voltage
Input amplitude
Common mode voltage
Output HIGH voltage
Output LOW voltage
Differential output swing
Difference of input = V
IH
–
V
IL
(Note 1)
Cross point of input =
average (V
IH
, V
IL
)
I
OH
= –30 mA
I
OL
= –5 mA
CONDITION
Absolute value of current
All outputs terminated 50
Ω
to V
CC
= –2.0 V
Includes pullup/pulldown
resistors
V
EE
= –3.0 to –3.80 V
V
EE
= –2.25 to –2.75 V
–40
°C
MIN
45
270
—
–1.38
–1.38
–1.165
–1.810
0.5
V
EE
+
1.0
–1.3
–1.85
350
–40
°C
MAX
85
360
150
–1.26
–1.16
–0.880
–1.475
1.3
–0.3
–0.95
–1.4
—
25
°C
MIN
60
290
—
–1.38
–1.38
–1.165
–1.810
0.5
V
EE
+
1.0
—
—
—
25
°C
MAX
95
380
150
–1.26
–1.16
–0.880
–1.475
1.3
–0.3
—
—
—
70
°C
MIN
65
300
—
–1.38
–1.38
–1.165
–1.810
0.5
V
EE
+
1.0
–1.2
–1.90
500
70
°C
MAX
105
380
150
–1.26
–1.16
–0.880
–1.475
1.3
–0.3
0.90
–1.5
—
UNIT
mA
mA
µA
V
V
V
V
V
V
V
V
MV
NOTE:
1. V
PP
minimum and maximum required to maintain AC specifications. Actual device function will tolerate minimum V
PP
of 100 mV.
DC ELECTRICAL CHARACTERISTICS
V
CC
= 0 V, V
ee
= –2.25 to –3.80 V
SYMBOL
I
EE
I
CC
I
IN
V
BB
V
BB
V
IH
V
IL
V
PP
V
CMR
V
dif
V
x
V
OH
V
OL
V
OUTpp
PARAMETER
Internal supply current
Output and internal supply
current
Input current
Internal bias voltage
Internal bias voltage
Input HIGH voltage
Input LOW voltage
Input amplitude
Common mode voltage
Differential input voltage
Input crossover voltage
Output HIGH voltage
Output LOW voltage
Differential output swing
Difference of input = V
IH
–
V
IL
(Note 1)
Cross point of input =
average (V
IH
, V
IL
)
Difference of input = V
IH
–
V
IL
Cross point of input =
average (V
IH
, V
IL
)
I
OH
= –30 mA
I
OL
= –5 mA
CONDITION
Absolute value of current
All outputs terminated 50
Ω
to V
CC
= –2.0 V
Includes pullup/pulldown
resistors
V
EE
= –3.0 to –3.80 V
V
EE
= –2.25 to –2.75 V
–40
°C
MIN
45
270
—
V
CC
–1.38
V
CC
–1.38
V
CC
–1.165
V
CC
–1.810
0.5
1.0
0.4
0.68
V
CC
–1.30
V
CC
–1.85
350
–40
°C
MAX
85
360
150
V
CC
–1.26
V
CC
–1.16
V
CC
–0.880
V
CC
–1.475
1.3
V
CC
–0.3
1.9
0.9
V
CC
–0.95
V
CC
–1.40
—
25
°C
MIN
60
290
—
V
CC
–1.38
V
CC
–1.38
V
CC
–1.16
V
CC
–1.810
0.5
1.0
0.4
0.68
—
—
—
25
°C
MAX
95
380
150
V
CC
–1.26
V
CC
–1.16
V
CC
–0.880
V
CC
–1.475
1.3
V
CC
–0.3
1.9
0.9
—
—
—
70
°C
MIN
65
300
—
V
CC
–1.38
V
CC
–1.38
V
CC
–1.16
V
CC
–1.810
0.5
1.0
0.4
0.68
V
CC
–1.20
V
CC
–1.90
500
70
°C
MAX
105
380
150
V
CC
–1.26
V
CC
–1.16
V
CC
–0.880
V
CC
–1.475
1.3
V
CC
–0.3
1.9
0.9
V
CC
–0.90
V
CC
–1.50
—
UNIT
mA
mA
µA
V
V
V
V
V
V
V
V
V
V
MV
NOTE:
1. V
PP
minimum and maximum required to maintain AC specifications. Actual device function will tolerate minimum V
PP
of 100 mV.
2001 Sep 07
4
Philips Semiconductors
Product data
Low voltage 1:10 differential
PECL clock driver
PCK111
AC ELECTRICAL CHARACTERISTICS
V
CC
= 2.25 to 3.80 V, V
EE
= 0 V, or V
CC
= 0 V, V
EE
= –2.25 to –3.80 V
SYMBOL
PARAMETER
CONDITION
Nominal (single input
condition) V
PP
= 0.650 V,
V
CMR
= V
CC
– 0.800 V
(Note 1)
Note 1
Note 1
Note 1
Note 1
Note 1
Functional to 1.5 GHz;
Timing specifications apply
to 1.0 GHZ
All outputs terminated 50
Ω
to V
CC
– 2.0 V
–40
°C
MIN
–40
°C
MAX
25
°C
MIN
25
°C
MAX
70
°C
MIN
70
°C
MAX
UNIT
t
PD
t
skew
t
skew
t
PD
t
skew
t
skew
f
MAX
t
r
/t
f
Differential propagation
delay
Part-to-part skew
Output-to-output same part
skew
Differential propagation
delay
Part-to-part skew
Output-to-output same part
skew
Maximum output frequency
Output rise/fall time at 20%
to 80%
350
500
380
530
450
600
ps
—
—
280
—
—
150
70
600
320
70
—
—
300
—
—
150
65
620
320
65
—
—
370
—
—
150
60
700
320
60
ps
ps
ps
ps
ps
—
1500
—
1500
—
1500
MHz
100
300
100
300
100
300
ps
NOTE:
1. For operation with 2.5 V supply, the output termination is 50
Ω
to V
EE
.
For operation with 3.3 V supply, the output termination is 50
Ω
to V
CC
– 2 V.
AC ELECTRICAL CHARACTERISTICS
V
CC
= 2.25 to 3.80 V, V
EE
= 0 V
SYMBOL
PARAMETER
CONDITION
Nominal (single input
condition) V
PP
= 0.650 V,
V
CMR
= V
CC
– 0.800 V
(Note 1)
Note 1
Note 1
Note 1
Note 1
Note 1
Functional to 1.5 GHz;
Timing specifications apply
to 1.0 GHZ
All outputs terminated 50
Ω
to V
CC
– 2.0 V
–40
°C
MIN
–40
°C
MAX
25
°C
MIN
25
°C
MAX
70
°C
MIN
70
°C
MAX
UNIT
t
PD
t
skew
t
skew
t
PD
t
skew
t
skew
f
MAX
t
r
/t
f
Differential propagation
delay
Part-to-part skew
Output-to-output same part
skew
Differential propagation
delay
Part-to-part skew
Output-to-output same part
skew
Maximum output frequency
Output rise/fall time at 20%
to 80%
380
530
420
570
500
650
ps
—
—
300
—
—
150
70
600
300
70
—
—
350
—
—
150
65
650
300
65
—
—
430
—
—
150
60
750
320
60
ps
ps
ps
ps
ps
—
250
—
250
—
250
MHz
100
300
100
300
100
300
ps
NOTE:
1. For operation with 2.5 V supply, the output termination is 50
Ω
to V
EE
.
For operation with 3.3 V supply, the output termination is 50
Ω
to V
CC
-2 V.
2001 Sep 07
5
京公网安备 11010802033920号
EEWORLD
