EEWORLDEEWORLDEEWORLD

Part Number

Search

CAT93C57XA-1.8

Description
EEPROM, 128X16, Serial, CMOS, PDSO8, LEAD AND HALOGEN FREE, EIAJ, SOIC-8
Categorystorage    storage   
File Size80KB,10 Pages
ManufacturerCatalyst
Websitehttp://www.catalyst-semiconductor.com/
Environmental Compliance
Download Datasheet Parametric View All

CAT93C57XA-1.8 Overview

EEPROM, 128X16, Serial, CMOS, PDSO8, LEAD AND HALOGEN FREE, EIAJ, SOIC-8

CAT93C57XA-1.8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCatalyst
Parts packaging codeSOIC
package instructionSOP, SOP8,.3
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Other features1000000 PROGRAM/ERASE CYCLES; 100 YEAR DATA RETENTION
Spare memory width8
Maximum clock frequency (fCLK)0.25 MHz
Data retention time - minimum100
Durability1000000 Write/Erase Cycles
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length5.3 mm
memory density2048 bit
Memory IC TypeEEPROM
memory width16
Number of functions1
Number of terminals8
word count128 words
character code128
Operating modeSYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize128X16
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
power supply2/5 V
Certification statusNot Qualified
Maximum seat height2.03 mm
Serial bus typeMICROWIRE
Maximum standby current0.00001 A
Maximum slew rate0.003 mA
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)1.8 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width5.25 mm
write protectSOFTWARE
Base Number Matches1
CAT93C46/56/57/66/86
1K/2K/2K/4K/16K-Bit Microwire Serial EEPROM
FEATURES
s
High speed operation:
H
LOGEN
FR
A
EE
LE
A
D
F
R
E
E
TM
s
Power-up inadvertant write protection
s
1,000,000 Program/erase cycles
s
100 year data retention
s
Commercial, industrial and automotive
– 93C46/56/57/66: 1MHz
– 93C86: 3MHz
s
Low power CMOS technology
s
1.8 to 6.0 volt operation
s
Selectable x8 or x16 memory organization
s
Self-timed write cycle with auto-clear
s
Hardware and software write protection
temperature ranges
s
Sequential read (except CAT93C46)
s
Program enable (PE) pin (CAT93C86 only)
s
“Green” package option available
DESCRIPTION
The CAT93C46/56/57/66/86 are 1K/2K/2K/4K/16K-bit
Serial EEPROM memory devices which are configured
as either registers of 16 bits (ORG pin at V
CC
) or 8 bits
(ORG pin at GND). Each register can be written (or read)
serially by using the DI (or DO) pin. The CAT93C46/56/
57/66/86 are manufactured using Catalyst’s advanced
CMOS EEPROM floating gate technology. The devices
are designed to endure 1,000,000 program/erase cycles
and have a data retention of 100 years. The devices are
available in 8-pin DIP, 8-pin SOIC, 8-pin TSSOP and 8-
pad TDFN packages.
PIN CONFIGURATION
DIP Package (P, L)
CS
SK
DI
DO
1
2
3
4
8
7
6
5
SOIC Package (J,W) SOIC Package (S,V) SOIC Package (K,X)
1
2
3
4
8
7
6
5
ORG
GND
DO
DI
CS
SK
DI
DO
1
2
3
4
8
7
6
5
CS
NC (PE*) SK
ORG
DI
GND
DO
VCC
1
2
3
4
8
7
6
5
VCC
NC (PE*)
ORG
GND
TSSOP Package (U,Y)
CS
SK
DI
DO
1
2
3
4
8
7
6
5
VCC
NC
ORG
GND
VCC
NC (PE*)
NC (PE*)
VCC
ORG
CS
SK
GND
*Only For 93C86
** TSSOP (U/Y) package only available for 93C46/56/57/66
TDFN Package (RD4, ZD4)
VCC
8
NC
7
ORG
6
GND
5
CAT93C46
CAT93C56
CAT93C66
PIN FUNCTIONS
Pin Name
CS
SK
DI
DO
V
CC
GND
ORG
NC
PE*
Function
Chip Select
Clock Input
Serial Data Input
Serial Data Output
+1.8 to 6.0V Power Supply
Ground
Memory Organization
No Connection
Program Enable
BLOCK DIAGRAM
VCC
GND
1
CS
2
SK
3
DI
4
DO
ORG
MEMORY ARRAY
ORGANIZATION
ADDRESS
DECODER
Bottom View
DATA
REGISTER
DI
CS
PE*
MODE DECODE
LOGIC
OUTPUT
BUFFER
Note: When the ORG pin is connected to VCC,
the x16 organization is selected. When it is
connected to ground, the x8 pin is selected. If
the ORG pin is left unconnected, then an internal
pullup device will select the x16 organization.
SK
CLOCK
GENERATOR
DO
© 2003 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice.
Doc. No. 1023, Rev. J
How to use ULINK2 under IAR-ARM
The default debugging tool of IAR-ARM does not include ARM-ULINK2. How to add ULINK2 debugging tool under IAR?...
caishen Microcontroller MCU
Has anyone done a project where two DE2 boards can send and receive data to each other? Please give me some guidance!
Has anyone done a project where two DE2 boards send and receive data to each other, for example, when a button is pressed on one board, the light on the other board lights up or makes a sound, which i...
yangnaihan FPGA/CPLD
【TI Document】TI Clock and Timing Guide 09Q2
TI Clock and Timing Guide 09Q2, welcome to download!...
maylove Analogue and Mixed Signal
FPGA Interview Guide
During this period, I interviewed several companies and found that the larger companies paid more attention to basic issues. There are several issues that are particularly prominent here. They are: sy...
eeleader FPGA/CPLD
Help ``` how to deal with ^^
For an electronic system, how can we take hardware measures to improve its anti-interference capability?...
aimee MCU
How can I tell that the obj file is a floating address? The obj file can only be a floating address?
How can I tell that the obj file is a floating address? The obj file can only be a floating address?...
baidu123 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2121  1218  1725  1395  665  43  25  35  29  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号