EEWORLDEEWORLDEEWORLD

Part Number

Search

A1415A-PL84C

Description
IC fpga 70 I/O 84plcc
CategoryProgrammable logic devices    Programmable logic   
File Size4MB,90 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A1415A-PL84C Overview

IC fpga 70 I/O 84plcc

A1415A-PL84C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionQCCJ,
Reach Compliance Codecompliant
Other featuresMAX 70 I/OS
maximum clock frequency125 MHz
Combined latency of CLB-Max3 ns
JESD-30 codeS-PQCC-J84
JESD-609 codee0
length29.3116 mm
Humidity sensitivity level3
Configurable number of logic blocks200
Equivalent number of gates1500
Number of terminals84
Maximum operating temperature70 °C
Minimum operating temperature
organize200 CLBS, 1500 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)225
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.572 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width29.3116 mm
Base Number Matches1
Revision 3
Accelerator Series FPGAs – ACT 3 Family
Features
• Up to 10,000 Gate Array Equivalent Gates (up to 25,000
equivalent PLD Gates)
• Highly Predictable Performance with 100% Automatic Place-
and-Route
• As Low as 9.0 ns Clock-to-Output Times (–1 Speed Grade)
• Up to 186 MHz On-Chip Performance (–1 Speed Grade)
• Up to 228 User-Programmable I/O Pins
• Four Fast, Low-Skew Clock Networks
Table 1 • ACT 3 Family Product Information
Device
Capacity
Gate Array Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Package (40 gates)
20-Pin PAL Equivalent Packages (100 gates)
Logic Modules
S-Module
C-Module
Dedicated Flip-Flops
1
User I/Os (maximum)
Chip-to-Chip
3
(MHz)
Accumulators (16-bit, MHz)
Loadable Counter (16-bit, MHz)
Prescaled Loadable Counters (16-bit, MHz)
Datapath, Shift Registers (MHz)
Clock-to-Output (pad-to-pad, ns)
Packages
4
(by pin count)
CPGA
PLCC
PQFP
RQFP
VQFP
TQFP
BGA
CQFP
PG100
5
PL84
PQ100
VQ100
PG133
5
PL84
PQ100, PQ160
VQ100
CQ132
PG175
5
PL84
PQ160
VQ100
TQ176
PG207
PQ160, PQ208
TQ176
BG225
5
CQ196
PG257
RQ208
BG313
CQ256
1,500
3,750
40
15
200
104
96
264
80
80
47
82
186
186
9.0
2,500
6,250
60
25
310
160
150
360
100
80
47
82
186
186
9.0
4,000
10,000
100
40
564
288
276
568
140
80
47
82
186
186
9.5
6,000
15,000
150
60
848
432
416
768
168
78
47
82
150
150
10.0
10,000
25,000
250
100
1,377
697
680
1,153
228
76
47
78
150
150
10.5
A1415
A1425
A1440
A1460
A14100
More than 500 Macro Functions
Replaces up to Twenty 32 Macro-Cell CPLDs
Replaces up to One Hundred 20-Pin PAL
®
Packages
Up to 1,153 Dedicated Flip-Flops
VQFP, TQFP, BGA, and PQFP Packages
Nonvolatile, User Programmable
Fully Tested Prior to Shipment
5.0 V and 3.3 V Versions
Optimized for Logic Synthesis Methodologies
Low Power CMOS Technology
Maximum Performance
2
(worst-case commercial, –1 speed grade)
Notes:
1. One flip-flop per S0Module, two flip-flops per I/O Module.
2. Based on A1415A-1, A1425A-1, A1440A-1, A1460A-1, and A14100A-1.
3. Clock-to-Output (pad-to-pad) + assumed trace delay + setup time. Refer to the
"System Performance Model" on page 1-1
and
Table 1-1 on page 1-2.
4. See the
"Product Plan" table on page III
for package availability.
5. Discontinued device and package combination.
6. –2 and –3 speed grades have been discontinued. For more information about discontinued devices, refer to the Product
Discontinuation Notices (PDNs) listed below, available on the Microsemi SoC Products Group website:
PDN March 2001, PDN 0104, PDN 0203, PDN 0604, PDN 1004
January 2012
© 2012 Microsemi Corporation
I
Discuss "Project Manager's Job Responsibilities"
Project Manager: What are the responsibilities of a project manager responsible for the development of new products? How is he evaluated? How is he motivated?...
eeleader Talking about work
I would like to ask about the use of PowerPC 405 cores embedded in Xilinx FPGA
The development board I have is the xupv2p development board of the v2pro chip of Xilinx. The chip is embedded with PowerPC405 cores; there is a DEBUG 16-pin interface on the development board. I woul...
zqzq501311 FPGA/CPLD
2410 ECC Issues
2410 Documentation 2410 has built-in eCC function: ECC generator block executes the followings: 1. When MCU writes data to NAND, the ECC generator block generates ECC code. 2. When MCU reads data from...
wujieflash Embedded System
EMC electrostatic test serial port damage problem
[color=#333333]EMC static test serial port damage problem air discharge contact discharge often when testing, the serial port directly hangs, the board will restart, come back to replace the 232 chip ...
gurou1 Integrated technical exchanges
[Survey] What is the most convenient tool for PCB design?
Just as the title says....
老夫子带着假发 PCB Design
A little knowledge about PCB
1. The PCB medium we commonly use is FR4 material, and its dielectric constant relative to air is 4.2-4.7. This dielectric constant will change with temperature. In the temperature range of 0-70 degre...
zjd01 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 738  2638  1749  2868  2571  15  54  36  58  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号