DTS24L25-20PU datasheet, PDF - EEWORLD Datasheet

DTS24L25-20PU: DescriptionMIL Series Connector, 30 Contact(s), Stainless Steel, Male, Crimp Terminal, Receptacle; CategoryThe connector The connector; File Size29MB，290 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

DTS24L25-20PU Overview

MIL Series Connector, 30 Contact(s), Stainless Steel, Male, Crimp Terminal, Receptacle

Parameter Name	Attribute value
Objectid	7192280484
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	STANDARD: MIL-DTL-38999, EMI SHIELDED, POLARIZED
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact point gender	MALE
Coupling type	THREADED
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION/ENVIRONMENT/FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	YES
Installation type	CABLE AND PANEL
Options	GENERAL PURPOSE
Shell surface	NICKEL
Shell material	STAINLESS STEEL
Housing size	25
Termination type	CRIMP
Total number of contacts	30

MIL-DTL-38999

Circular Connectors

And 38999-Style Connectors

Withstand Harsh Environments with

Rugged, Capable Connectors for Signal, Power,

Control, and Optical Needs

AEROSPACE, DEFENSE & MARINE

/// MIL-DTL-38999 CIRCULAR CONNECTORS

1602: 1602 display program, why is my first line not displayed, but the second line is normal? #include #define uint unsigned int #define uchar unsigned char sbit wei=P2^7; sbit duan=P2^6; sbit rs=P3^5; sbi...; zhaoyaospring MCU

Protel version history: The history of Protel versions gives everyone a more comprehensive understanding of Protel and a new understanding of Protel...; tl1983535 PCB Design

WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...): WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...; lisheng053758 Embedded System

About DS-5 debugging bare board FPGA: According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...; guorui200901 FPGA/CPLD

VHDL frequency division: My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...; wenhuawu FPGA/CPLD

[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04: [i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...; MianQi RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components