F272-BAGE-T-TR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> F272-BAGE-T-TR

F272-BAGE-T-TR: Descriptionmcu 16bit 256k flash 144-tqfp; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，188 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

F272-BAGE-T-TR Overview

mcu 16bit 256k flash 144-tqfp

F272-BAGE-T-TR Parametric

Parameter Name	Attribute value
Brand Name	STMicroelectronics
Is it Rohs certified?	conform to
Maker	STMicroelectronics
Parts packaging code	QFP
package instruction	20 X 20 MM, 1.40 MM HEIGHT, TQFP-144
Contacts	144
Reach Compliance Code	not_compliant
ECCN code	3A991.A.2
Has ADC	YES
Address bus width	24
bit size	16
CPU series	ST10
maximum clock frequency	40 MHz
DAC channel	NO
DMA channel	NO
External data bus width	16
JESD-30 code	S-PQFP-G144
JESD-609 code	e3
length	20 mm
Humidity sensitivity level	3
Number of I/O lines	111
Number of terminals	144
On-chip program ROM width	32
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
PWM channel	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP144,.87SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Certification status	Not Qualified
RAM (bytes)	2048
rom(word)	65536
ROM programmability	FLASH
Maximum seat height	1.6 mm
speed	40 MHz
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	20 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER

Preview

Download Datasheet

View All

ST10F272B

ST10F272E

16-bit MCU with 256 Kbyte Flash memory and 12/20 Kbyte RAM

Datasheet

−

production data

Features

■

16-bit CPU with DSP functions

– 31.25ns instruction cycle time at 64MHz

max CPU clock

– Multiply/accumulate unit (MAC) 16 x 16-bit

multiplication, 40-bit accumulator

– Enhanced boolean bit manipulations

– Single-cycle context switching support

On-chip memories

– 256 Kbyte Flash memory (32-bit fetch)

– Single voltage Flash memories with

erase/program controller and 100K

erasing/programming cycles.

– Up to 16 Mbyte linear address space for

code and data (5 Mbytes with CAN or I

– 2 Kbyte internal RAM (IRAM)

– 10/18 Kbyte extension RAM (XRAM)

– Programmable external bus configuration &

characteristics for different address ranges

– Five programmable chip-select signals

– Hold-acknowledge bus arbitration support

Interrupt

– 8-channel peripheral event controller for

single cycle interrupt driven data transfer

– 16-priority-level interrupt system with 56

sources, sampling rate down to 15.6ns

Timers

– Two multi-functional general purpose timer

units with 5 timers

Two 16-channel capture / compare units

4-channel PWM unit + 4-channel XPWM

PQFP144 (28 x 28 x 3.4mm)

(Plastic Quad Flat Package)

LQFP144 (20 x 20 x 1.4mm)

(Thin Quad Flat Package)

■

A/D converter

– 24-channel 10-bit

– 3

μs

minimum conversion time

Serial channels

– Two synch. / asynch. serial channels

– Two high-speed synchronous channels

– One I

C standard interface

2 CAN 2.0B interfaces operating on 1 or 2 CAN

busses (64 or 2x32 message, C-CAN version)

Fail-safe protection

– Programmable watchdog timer

– Oscillator watchdog

On-chip bootstrap loader

Clock generation

– On-chip PLL with 4 to 8 MHz oscillator

– Direct or prescaled clock input

Real time clock and 32 kHz on-chip oscillator

Up to 111 general purpose I/O lines

– Individually programmable as input, output

or special function

– Programmable threshold (hysteresis)

Idle, power down and stand-by modes

Single voltage supply: 5V ±10%

■

September 2013

This is information on a product in full production.

Doc ID 11917

Rev 5

1/188

www.st.com

Contents

ST10F272B/ST10F272E

Contents

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

1.1

1.2

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11

Special characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11

Pin data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Internal Flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5.1

5.2

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5.2.1

5.2.2

5.2.3

Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Modules structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Low power mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

5.3

5.4

Write operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Registers description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

5.4.1

5.4.2

5.4.3

5.4.4

5.4.5

5.4.6

5.4.7

5.4.8

5.4.9

5.4.10

5.4.11

Flash control register 0 low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Flash control register 0 high . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Flash control register 1 low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Flash control register 1 high . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Flash data register 0 low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Flash data register 0 high . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Flash data register 1 low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Flash data register 1 high . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Flash address register low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Flash address register high . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Flash error register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

5.5

Protection strategy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

5.5.1

5.5.2

5.5.3

5.5.4

Protection registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Flash non volatile write protection I register . . . . . . . . . . . . . . . . . . . . . 39

Flash non volatile access protection register 0 . . . . . . . . . . . . . . . . . . . 40

Flash non volatile access protection register 1 low . . . . . . . . . . . . . . . . 40

2/188

Doc ID 11917

Rev 5

ST10F272B/ST10F272E

5.5.5

5.5.6

5.5.7

5.5.8

5.5.9

Contents

Flash non volatile access protection register 1 high . . . . . . . . . . . . . . . 41

XBus flash volatile temporary access unprotection register (XFVTAUR0)

Access protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Write protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

Temporary unprotection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

5.6

5.7

Write operation examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Write operation summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

Bootstrap loader . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

6.1

6.2

6.3

Selection among user-code, standard or selective bootstrap . . . . . . . . . 48

Standard bootstrap loader . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Alternate and selective boot mode (ABM and SBM) . . . . . . . . . . . . . . . . 49

6.3.1

6.3.2

6.3.3

Activation of the ABM and SBM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

User mode signature integrity check . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Selective boot mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Central processing unit (CPU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

7.1

7.2

7.3

Multiplier-accumulator unit (MAC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

Instruction set summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

MAC co-processor specific instructions . . . . . . . . . . . . . . . . . . . . . . . . . . 54

External bus controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Interrupt system . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

9.1

9.2

X-Peripheral interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Exception and error traps list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Capture / compare (CAPCOM) units . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

General purpose timer unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

11.1

11.2

GPT1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

GPT2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

PWM modules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

Parallel ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

Doc ID 11917

Rev 5

3/188

Contents

ST10F272B/ST10F272E

13.1

13.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

I/O’s special features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

13.2.1

13.2.2

Open drain mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

Input threshold control

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

13.3

Alternate port functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

A/D converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

Serial channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

15.1

15.2

15.3

15.4

Asynchronous / synchronous serial interfaces . . . . . . . . . . . . . . . . . . . . . 74

ASCx in asynchronous mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

ASCx in synchronous mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

High speed synchronous serial interfaces . . . . . . . . . . . . . . . . . . . . . . . . 76

I2C interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

CAN modules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

17.1

17.2

Configuration support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

CAN bus configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

Real time clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

Watchdog timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83

System reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84

20.1

20.2

20.3

20.4

20.5

20.6

20.7

20.8

20.9

Input filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84

Asynchronous reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

Synchronous reset (warm reset) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

Software reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96

Watchdog timer reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97

Bidirectional reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

Reset circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102

Reset application examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105

Reset summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107

Power reduction modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110

Doc ID 11917

Rev 5

4/188

ST10F272B/ST10F272E

Contents

21.1

21.2

Idle mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .110

Power down mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .110

21.2.1

21.2.2

Protected power down mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111

Interruptible power down mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111

21.3

Stand-by mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111

21.3.1

21.3.2

21.3.3

21.3.4

Entering stand-by mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112

Exiting stand-by mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

Real time clock and stand-by mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

Power reduction modes summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114

Programmable output clock divider . . . . . . . . . . . . . . . . . . . . . . . . . . 115

23.1

23.2

23.3

23.4

Special function registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .116

X-registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

Flash registers ordered by name . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128

Identification registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128

Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131

24.1

24.2

24.3

24.4

24.5

24.6

24.7

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131

Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

Power considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

Parameter interpretation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133

DC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134

Flash characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139

A/D converter characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140

24.7.1

24.7.2

24.7.3

24.7.4

Conversion timing control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141

A/D conversion accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142

Total unadjusted error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143

Analog reference pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144

24.8

AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151

24.8.1

24.8.2

24.8.3

24.8.4

24.8.5

Test waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151

Definition of internal timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151

Clock generation modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152

Prescaler operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154

Direct drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154

Doc ID 11917

Rev 5

5/188

F272-BAGE-T-TR Related Products

	F272-BAGE-T-TR	F272-BAR-P-TX	F272-BAG5-T	F272-BAG5-T-TR
Description	mcu 16bit 256k flash 144-tqfp	16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM	16-bit MCU with 256 Kbyte Flash memory and 12 Kbyte RAM	16-bit MCU with 256 Kbyte Flash memory and 12 Kbyte RAM
Brand Name	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics
Maker	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics
package instruction	20 X 20 MM, 1.40 MM HEIGHT, TQFP-144	,	20 X 20 MM, 1.40 MM HEIGHT, TQFP-144	20 X 20 MM, 1.40 MM HEIGHT, TQFP-144
Reach Compliance Code	not_compliant	compliant	compliant	compliant
ECCN code	3A991.A.2	3A991.A.2	3A001.A.3	3A001.A.3
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
technology	CMOS	CMOS	CMOS	CMOS
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER	MICROCONTROLLER, RISC	MICROCONTROLLER	MICROCONTROLLER
Is it Rohs certified?	conform to	-	conform to	conform to
Parts packaging code	QFP	-	QFP	QFP
Contacts	144	-	144	144
Has ADC	YES	-	YES	YES
Address bus width	24	-	24	24
bit size	16	-	16	16
CPU series	ST10	-	ST10	ST10
maximum clock frequency	40 MHz	-	48 MHz	48 MHz
DAC channel	NO	-	NO	NO
DMA channel	NO	-	NO	NO
External data bus width	16	-	16	16
JESD-30 code	S-PQFP-G144	-	S-PQFP-G144	S-PQFP-G144
length	20 mm	-	20 mm	20 mm
Number of I/O lines	111	-	111	111
Number of terminals	144	-	144	144
On-chip program ROM width	32	-	32	32
Maximum operating temperature	125 °C	-	105 °C	105 °C
Minimum operating temperature	-40 °C	-	-40 °C	-40 °C
PWM channel	YES	-	YES	YES
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFQFP	-	LFQFP	LFQFP
Encapsulate equivalent code	QFP144,.87SQ,20	-	QFP144,.87SQ,20	QFP144,.87SQ,20
Package shape	SQUARE	-	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH	-	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
power supply	5 V	-	5 V	5 V
Certification status	Not Qualified	-	Not Qualified	Not Qualified
RAM (bytes)	2048	-	2048	2048
rom(word)	65536	-	65536	65536
ROM programmability	FLASH	-	FLASH	FLASH
Maximum seat height	1.6 mm	-	1.6 mm	1.6 mm
speed	40 MHz	-	48 MHz	48 MHz
Maximum supply voltage	5.5 V	-	5.5 V	5.5 V
Minimum supply voltage	4.5 V	-	4.5 V	4.5 V
Nominal supply voltage	5 V	-	5 V	5 V
surface mount	YES	-	YES	YES
Temperature level	AUTOMOTIVE	-	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	-	GULL WING	GULL WING
Terminal pitch	0.5 mm	-	0.5 mm	0.5 mm
Terminal location	QUAD	-	QUAD	QUAD
width	20 mm	-	20 mm	20 mm

Recommended Resources

Battery discharge status indication circuit 2

Simple structure high-fidelity power amplifier

JUO116 internal circuit diagram

Voltage regulator circuit with output of -15V

Power factor compensation circuit

2～20MHz variable frequency transistor oscillator

The world's four major satellite positioning systems: The global satellite positioning and navigation system has a new name: GNSS (Global Navigation Satellite System). Currently, the most eye-catching in this field is the US GPS satellite navigation syst...; fish001 RF/Wirelessly

I want to find an audio DA that is easy to buy and use on the market.: I'm looking for an audio DA that is easy to buy and use on the market. I'd be grateful....; 费米 Analog electronics

Must the global variable TimingDelay be defined as volatile?: Why?Initialize related modules:SysTick_SetReload(9000); // Set SysTick to end when it reaches 1mscountSysTick_ITConfig(ENABLE); // Enable SysTick interruptInterrupt handling:void SysTickHandler (void)...; tang_lixin stm32/stm8

unresolved external symbol __imp__KeStallExecutionProcessor@4: I used KeStallExecutionProcessor(50), but the compilation failed, saying that it was an unresolved external symbol __imp__KeStallExecutionProcessor@4. I checked and found that this function is defined...; simon.ou Embedded System

AltiumDesigner Advanced Copper Pour Routing Rules: The document introduces how to set rules in AD to implement different copper clad wiring rules on the same PCB. It is a very practical and detailed introduction....; wstt PCB Design

Which expert has used gdal to open tiff format images under ce platform? I am learning, please guide me (there is code to open images under vc6): Which expert has used gdal to open tiff format images under the ce platform? I am learning, please guide me qq 412925762 msn djliu221@163.com...; huibin Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components