EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-0011CDI8

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

8N4Q001EG-0011CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-0011CDI8 - - View Buy Now

8N4Q001EG-0011CDI8 Overview

IC osc clock QD freq 10clcc

Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Review of my 2010
I changed jobs recently and can't access the Internet, which is pitiful. But it also gives me more time to think, and by the way, I will review my 2010, in no particular order, haha1. I have a big fat...
chenzhufly Talking
MediaTek vs. Morningstar, who will be the king of Taiwan stocks?
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] MediaTek, as the stock king of Taiwan stocks, is one of the top five IC design companies in the world. Morningstar, as the stock...
天天谈芯 Mobile and portable
I would like to ask whether the comments I leave after purchasing products from a Taobao online store will be included in the review details list of that online store's products?
I wonder if the comments I made after buying a product from a Taobao online store will be included in the comment details list of the product in that online store? It's terrible. I bought a 13-meter l...
wangfuchong Talking
Is it appropriate to include Internet language in the Spring Festival Gala?
The middle-aged and elderly loyal viewers who don't weave the Internet will probably be confused......
zcgzanne Talking
Ask about the application of MAX267 filter chip
MAX267 is a dedicated bandpass filter chip. I want to get a gain of 10,000 times the center frequency signal, so I use two 267 cascades, each with two second-order filters, each with a Q of 10, the cl...
renguoquan Embedded System
fpga tri-state IO problem
As the title says, design a bidirectional IO, in the top module io_ad_d is 16 bits, the corresponding chip bidirectional pin always @(posedge clk_sys) ad_dout <= 16'haa; assign ad_din = io_ad_d; assig...
qiantuo1234 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1415  871  2678  192  1756  29  18  54  4  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号