EEWORLDEEWORLDEEWORLD

Part Number

Search

CV787A104PA80A4

Description
Ceramic Capacitor, Multilayer, Ceramic, 500V, 100% +Tol, 0% -Tol, C0G, 30ppm/Cel TC, 0.1uF, Through Hole Mount, RADIAL LEADED-4
CategoryPassive components    capacitor   
File Size49KB,1 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CV787A104PA80A4 Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 100% +Tol, 0% -Tol, C0G, 30ppm/Cel TC, 0.1uF, Through Hole Mount, RADIAL LEADED-4

CV787A104PA80A4 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid2016923874
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.1 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee0
Manufacturer's serial numberCV
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
positive tolerance100%
Rated (DC) voltage (URdc)500 V
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWIRE
Stacked Leaded MLC Capacitors
CH-CV Series
10nF to 180 µF
BS9100 approved
50V to 500 VDC
Low ESR/ESL
-55ºC to +125ºC
1B/C0G and 2C1/X7R Dielectrics
50-500V ESCC 3001/030
1-3kV ESCC 3001/034
This range allows SMPS engineers to select the best volumetric solution for input and
output filter applications in high reliability designs. Utilizing advanced multilayer ceramic
techniques to minimize ESR/ESL giving high current handling properties appropriate for
filtering, smoothing and decoupling circuits. CH-CV series parts are qualified for ESA.
HOW TO ORDER
CV
Style
Code
52
Size
Code
5
C
106
M
G
3
0
A
2
Voltage Dielectric Capacitance Code Capacitance Specification Code
Finish Code
Lead Dia.
Lead Space Lead Style
Code
Code
(2 significant digits
Tolerance
A = Non-customized 3 = Uncoated
Code
Code
Code
5 = 50V
A = C0G
+ no. of zeros)
J = ±5%
G = 9100
8 = Coated
0 = Standard A = Standard 2 = 2 Terminal
1 = 100V C = X7R Examples:
K = ±10%
(classified as
4 = 4 Terminal
2 = 200V
1 µF = 105
M = ±20%
uninsulated)
This style is
7 = 500V
10 µF = 106
P = -0 +100%
only available
100 µF = 107
in 3 & 4 chip
assemblies
CH
Style
Code
52
Size
Code
5
C
106
M
G
3
0
A
0
Voltage Dielectric Capacitance Code Capacitance Specification Code
Finish Code
Lead Dia.
Lead Space
Lead Style
Code
Code
(2 significant digits
Tolerance
A = Non-customized 3 = Uncoated
Code
Code
Code
5 = 50V
A = C0G
+ no. of zeros)
J = ±5%
G = 9100
8 = Coated
0 = Standard A = Standard 0 = Straight
1 = 100V C = X7R Examples:
K = ±10%
(classified as
dual in line
2 = 200V
1 µF = 105
M = ±20%
uninsulated)
4 = 4 Terminal
7 = 500V
10 µF = 106
P = -0 +100%
100 µF = 107
CAPACITANCE VALUE
CH/CV41-44
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
50
100
200
500
C0G
Min Cap µF
0.068
0.047
0.033
0.01
0.12
0.10
0.068
0.022
0.22
0.15
0.12
0.033
0.39
0.27
0.22
0.068
0.39
0.27
0.22
0.068
0.39
0.27
0.22
0.068
0.68
0.56
0.39
0.12
1.2
1.0
0.82
0.22
C0G
Max Cap µF
0.39
0.33
0.27
0.068
0.68
0.47
0.39
0.1
1.2
1.0
0.68
0.22
2.2
1.8
1.2
0.39
2.2
1.8
1.2
0.39
2.7
2.2
1.8
0.56
3.9
3.3
2.7
0.82
5.6
4.7
3.9
1.5
X7R
Min Cap µF
1.8
1.0
0.33
0.12
3.9
2.2
0.68
0.27
6.8
4.7
1.0
0.47
12
8.2
2.2
0.82
12
8.2
2.2
0.82
15
12
2.2
0.82
22
15
3.9
1.5
39
33
8.2
2.7
X7R
Max Cap µF
12
10
2.2
1.0
22
15
3.9
1.5
39
33
10
3.3
68
47
12
5.6
68
47
12
5.6
82
47
12
5.6
120
68
27
8.2
180
150
39
18
CH/CV51-54
CH/CV61-64
CH/CV71-74
CH/CV76-79
CH/CV81-84
CH/CV86-89
CH/CV91-94
31
The main power drive edge is less than 1uS
This part was originally debugged by xu__changhua , but recently xu__changhua can no longer continue to work on it for some reason. And we don't have his debugging data, so we need to start from the b...
dontium DIY/Open Source Hardware
Can anyone tell me how the BIOS maps the memory on the PCI card to the main memory?
It would be best if you can provide the source code, thank you....
DIDADI Embedded System
[Video Sharing] Shocking Upgrade - Overview of KeyStone II Multi-Core Architecture Enhancements
Introduction: Ruwanga Dassanayake of Texas Instruments introduces some of the exciting enhancements to TI's KeyStone II multicore architecture, which is laying the foundation for a new generation of h...
德州仪器_视频 DSP and ARM Processors
Request information about AT Command
As the title says, I want to learn about mobile phone development, and I want experts to share information about AT commands. It would be best if there are examples of use....
sapt Embedded System
Some questions about AVR fuse bits and clocks
Today I did an experiment with AVR timer 0 and wrote a program to implement 1s timing. I downloaded it and measured the time and it was quite accurate (ISP download software sets the single chip used ...
lupengpeng Microchip MCU
Design of Bipolar Power Supply
When looking at the circuits of op amps, I often see that op amps use bipolar power supplies such as ±12V and ±15V. I would like to ask how to obtain such a bipolar power supply and what chips are rec...
xzyxtt Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 864  1564  1817  1470  2015  18  32  37  30  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号