EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CWR29MH156KTXBW

Description
Tantalum Capacitor, Tantalum (dry/solid),
CategoryPassive components    capacitor   
File Size2MB,14 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CWR29MH156KTXBW Overview

Tantalum Capacitor, Tantalum (dry/solid),

CWR29MH156KTXBW Parametric

Parameter NameAttribute value
Objectid7173711962
package instruction, 2721
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL7.28
Other featuresESR AND RIPPLE CURRENT IS MEASURED AT 100KHZ
capacitance15 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
ESR190 mΩ
high2.74 mm
JESD-609 codee0
leakage current0.006 mA
length6.93 mm
Installation featuresSURFACE MOUNT
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingWAFFLE PACK
polarityPOLARIZED
positive tolerance10%
Rated (DC) voltage (URdc)35 V
GuidelineMIL-PRF-55365/11
ripple current410 mA
size code2721
surface mountYES
Delta tangent0.06
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeJ BEND
width5.41 mm
TI automotive radar group enables sensors that make autonomous decisions to make life smarter
[align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-15/091818_5F00_NTU_...
alan000345 TI Technology Forum
About DMA
StartFragmentIs there anyone using the em-stm3210e development board? It seems that there is a problem with the DMA routine provided by the company There is not even some basic display. Does anyone kn...
jensenhero stm32/stm8
Verilog Program Implementation
I would like to ask you guys, I am writing a program about the maximum likelihood estimation of time and frequency. There is a block diagram in it like this ρ/2 〖|.|〗^2 I know the calculation process ...
eeleader FPGA/CPLD
Why do all FPGA pins output high level?
Dear experts, I soldered a minimum FPGA system board by myself. The FPGA can download the program, but what is the situation except that all the pins output high level? Confirm that there is no cold s...
沉默珏殇 FPGA/CPLD
Why is the rated voltage of the switch selected as VIN+VLOAD in the buck-boost topology?
Why is the rated voltage of the switch selected as VIN+V_load in the buck-boost topology?...
小太阳yy Switching Power Supply Study Group
[X-Nucleo in-depth review] I received the board.
[i=s]This post was last edited by damiaa on 2014-11-23 17:05[/i] I received the X-NUCLEO-IDB04A1 board today. So I downloaded some information from the ST website. X-NUCLEO-IDB04A1 board informationBl...
damiaa stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1374  181  135  152  1535  28  4  3  31  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号