EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-1128CDI8

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

8N4Q001EG-1128CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-1128CDI8 - - View Buy Now

8N4Q001EG-1128CDI8 Overview

IC osc clock QD freq 10clcc

Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Constant voltage and constant current drive problem composed of LM3150
[p=23, null, left][color=#333333][font=微软雅黑]Let me first mention the problem I encountered: and then attach the circuit schematic diagram [/font][/color][/p][p=23, null, left][color=#333333][font=微软雅黑...
pengbiao1210 Analog electronics
Hardware circuit debugging software
Is there any circuit debugging software that has the LM331 module? Please tell me, thank you very much!...
lusss Test/Measurement
STM32 USB emulation CH341 (get rid of the tangled official serial port driver)
[i=s]This post was last edited by qk333333 on 2014-6-22 16:05[/i] Based on the official virtual serial port demo, STM32 USB simulates CH341. You can use it directly using the CH341 driver. [url=https:...
qk333333 stm32/stm8
Does anyone have the book "300 Examples of Rural Electrician Application Technology"? Can I get it in electronic format or by purchasing a link?
Does anyone have the book "300 Examples of Rural Electrician Application Technology"? The electronic version or the link is fine! Thank you!...
chengxl Talking
Elevator system design based on Verilog HDL.pdf
Elevator system design based on Verilog HDL.pdf...
zxopenljx FPGA/CPLD
Linux Common Clock Framework Summary
This post is a summary of Linux Common Clock Framework [url=https://bbs.eeworld.com.cn/thread-561667-1-1.html]Linux Common Clock Framework (1)[/url] [url=https://bbs.eeworld.com.cn/thread-562313-1-1.h...
okhxyyo Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1751  1626  917  1888  77  36  33  19  39  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号