8N4Q001FG-0008CDI8 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001FG-0008CDI8

8N4Q001FG-0008CDI8: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

8N4Q001FG-0008CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001FG-0008CDI8	-	-	View	Buy Now

8N4Q001FG-0008CDI8 Overview

IC osc clock QD freq 10clcc

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Bridge drive circuit diagram composed of integrated pressure signal conditioner MAX1450

Automatic light control lighting circuit 4

Crane anti-collision alarm circuit

Protection circuit diagram for devices during rectification

Singing and dancing electronic bird circuit

120V regulated power supply circuit

Interdisciplinary science begins to influence classical scientific classification: Xinhua News Agency, Paris (Reporter Yang Jun) Many famous Chinese scientists in France pointed out that with the continuous development of scientific categories, current professional discipline resear...; JasonYoo RF/Wirelessly

Invitation letter to YiBo High Performance Design Technology Seminar in Beijing: [p=22, null, center][size=13px] [/size][/p][p=22, null, left][size=13px] Since 2011, YiBo has been holding technical seminars in many cities across the country. The topics of the seminars involve high...; yvonneGan PCB Design

Found an interesting guy in the forum: I posted a post yesterday. Today, when I was browsing the forum, I found that someone posted the same post as mine. The content of the post is exactly the same as mine, except that the post name and e...; dj狂人 Talking

Expert help: How to write data into CPLD register in PCI9054?: The environment is VC++6.0. The CPLD register address is: 0x1f000; (offset). The value to be written is: 0. The specific address of the written data is: bus address + offset. I want to know what speci...; liu666 Embedded System

What are the specific differences between the IntEnable(INT_UART2); and UARTEnable(INT_UART2); instructions?: IntEnable(INT_UART2); //Enable UART2 interrupt UARTEnable(INT_UART2); //Enable UART2 What are the specific differences between the instructions? If after receiving data, close the UART2 port, process ...; QIHAO74 Microcontroller MCU

Urgent! Urgent! Please come in and give some advice.: I have worked on USB drivers before, and recently I am working on PCI drivers to achieve two functions: 1. PCI to 2 serial ports + 1 parallel port 2. PCI to 8 serial ports. The questions I want to ask...; cflymtk Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components