EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85KC-0010CDI

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size169KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet View All

8N3DV85KC-0010CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3DV85KC-0010CDI - - View Buy Now

8N3DV85KC-0010CDI Overview

IC osc vcxo dual freq 6-clcc

LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
About MSP430 low power mode 1
Today I read "MSP430 Series Microcontroller System Engineering Design and Practice", and it talked about the MSP430 low power mode 1 (CPU off, FLL frequency multiplication loop off, digital clock gene...
抠门 Microcontroller MCU
F28335 bit field and register structure programming example
[size=4]Comparison of the advantages and disadvantages of macros, bit fields and register structures Traditional #define macros provide address numbers or pointers to register addresses. [/size] [size...
Aguilera Microcontroller MCU
EVC new project no response
I have reinstalled evc several times, but it doesn't work! I uninstalled it completely every time. A friend told me to turn off the anti-virus software, but I have never installed any anti-virus softw...
tigerlikes Embedded System
A question about Xilinx microblaze simple syntax
[size=4] Today I tried Xilinx microblaze and wrote a simple program. The main function is as follows: [/size] [size=4] while (1) [/size] [size=4] { [/size] [size=4] XGpio_DiscreteSet(&led,1,0x01); // ...
hjl240 FPGA/CPLD
Delay switch circuit directly connected to both ends of an ordinary switch
As the title says. Directly connect to the delay [url=https://bbs.eeworld.com.cn/viewthread.php?tid=69934&page=1&extra=page%3D1]switch[/url] circuit at both ends of the ordinary [url=https://bbs.eewor...
harris DIY/Open Source Hardware
[Original] EDA data sharing
Purpose of grounding   A. Safety considerations, i.e. protective grounding;   B. Provide a stable zero potential reference point (signal ground or system ground) for the signal voltage;   C. Shield gr...
护花使者 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1828  1739  321  2199  1731  37  36  7  45  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号