8N4Q001FG-1104CDI8 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001FG-1104CDI8

8N4Q001FG-1104CDI8: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

8N4Q001FG-1104CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001FG-1104CDI8	-	-	View	Buy Now

8N4Q001FG-1104CDI8 Overview

IC osc clock QD freq 10clcc

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Current monitor circuit diagram

Ferromagnetic material dynamic detection circuit

MCl4469 (general purpose) addressable asynchronous transmit or receive circuit

Low frequency modulator circuit

555 pulse electrotherapy instrument circuit

845ddr computer motherboard circuit diagram_50

3G Wireless Communications (W-CDMA, CDMA2000 and TDS-CDMA) Introduction Textbook: Lesson 1: Explanation of wireless technology related terms GSM/2G　　 GSM ( Global System for Mobile Communication ) is a standard launched by the European Committee for Standardization in 1992. It uses...; 3456 RF/Wirelessly

FPGA Simple Design Method Classic Case 1241003385: [b][font=宋体]Classic Case of Minimal Design Method[/font][/b][b][align=left]What is the most important thing to learn when learning FPGA? Some readers have studied FPGA for more than half a year. After...; guyu_1 FPGA/CPLD

Monocrystalline Appearance Quality Standards: Monocrystalline Solar Panel Quality Standards: Solar Panels: Monocrystalline Silicon Quality Standards: [align=left][b]Product features[/b][b]:[/b][/align][align=left]◆ [b]The single crystal solar cell used has high conversion efficiency[/b][/align][align=left]◆ [b]The aluminum alloy frame used has high...; 13211002591 Energy Infrastructure?

Flash ROM Driver Example: [align=center][size=3]Flash ROM driver example[/size][/align] [align=left]Intel Flash chip i28f160, i28f320: [/align][indent]i28F320B: 64*64K, 64 blocks, 4M space, each block is 64K, the first 64K is ...; SuperStar515 MCU

Questions about learning NIOSII: Hello everyone, I went home some time ago, so I haven't been here for a long time... I taught myself NIOSII before I went home, but I found that I followed the tutorial and did a few examples, but I s...; emnqsu FPGA/CPLD

What does this functional expression mean? Am I thinking correctly?: uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx) Will this function read the data of port X from high to low in sequence? In addition, I want to read 8 data at a time through port X and send it in 4 b...; huajia stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components