EEWORLDEEWORLDEEWORLD

Part Number

Search

PALCE22V10H-25PI/4

Description
EE PLD, 25 ns, PDIP24
CategoryProgrammable logic devices    Programmable logic   
File Size336KB,34 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

PALCE22V10H-25PI/4 Overview

EE PLD, 25 ns, PDIP24

PALCE22V10H-25PI/4 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerLattice
Parts packaging codeDIP
package instruction0.300 INCH, SKINNY, PLASTIC, DIP-24
Contacts24
Reach Compliance Code_compli
ECCN codeEAR99
Other features10 MACROCELLS, 1 EXTERNAL CLOCK, SHARED INPUT/CLOCK, VARIABLE PRODUCT TERMS
ArchitecturePAL-TYPE
maximum clock frequency33.3 MHz
JESD-30 codeR-PDIP-T24
JESD-609 codee0
length30.734 mm
Dedicated input times11
Number of I/O lines10
Number of entries22
Output times10
Number of product terms132
Number of terminals24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize11 DEDICATED INPUTS, 10 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Programmable logic typeEE PLD
propagation delay25 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
PALCE22V10 COM'L: H-5/7/10/15/25,Q-10/15/25 IND: H-1
PALCE22V10Z COM'L: -25
IND: -15
PALCE22V10 and PALCE22V10Z
Families
DISTINCTIVE CHARACTERISTICS
24-Pin EE CMOS (Zero Power) Versatile PAL
x
As fast as 5-ns propagation delay and 142.8 MHz f
MAX
(external)
x
Low-power EE CMOS
x
10 macrocells programmable as registered or combinatorial, and active high or active
x
x
x
x
x
x
x
match application needs
Varied product term distribution allows up to 16 product terms per output for compl
functions
Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)
Global asynchronous reset and synchronous preset for initialization
Power-up reset for initialization and register preload for testability
Extensive third-party software and programmer support
24-pin SKINNY DIP, 24-pin SOIC, and 28-pin PLCC
5-ns and 7.5-ns versions utilize split leadframes for improved performance
GENERAL DESCRIPTION
The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI
flip-flops at a reduced chip count.
The PALCE22V10Z is an advanced PAL
®
device built with zero-power, high-speed, elec
erasable CMOS technology. It provides user-programmable logic for replacing conventi
power CMOS SSI/MSI gates and flip-flops at a reduced chip count.
The PALCE22V10Z provides zero standby power and high speed. At 30 µA maximum st
current, the PALCE22V10Z allows battery-powered operation for an extended period.
The PAL device implements the familiar Boolean logic transfer function, the sum of prod
PAL device is a programmable AND array driving a fixed OR array. The AND array is pro
to create custom product terms, while the OR array sums selected terms at the outputs.
The product terms are connected to the fixed OR array with a varied distribution from 8 to
the outputs (see Block Diagram). The OR sum of the products feeds the output macroc
macrocell can be programmed as registered or combinatorial, and active-high or active
output configuration is determined by two bits controlling two multiplexers in each ma
Publication#
16564
Amendment/
0
Rev:
E
Issue Date:
November 1998
DSP programming instructions
DSP programming instructions complete...
Jacktang DSP and ARM Processors
【KW41Z】Let’s talk about this board
Thanks to nmg for sending me the extra board. I am lucky to experience the most cutting-edge wireless protocol stack Thread. Before, my knowledge of the protocol was only about the documents, and I ha...
lyzhangxiang NXP MCU
The result of compiling the template program provided by TI is an error. What is the reason? ? Who knows
Error[e16]: Segment ISTACK (size: 0xc0 align: 0) is too long for segment definition. At least 0x14 more bytes needed. The problem occurred while processing the segment ??? Is there a QQ group or somet...
pyy1980 Wireless Connectivity
Sharing experience [Nucleo first article] LED flashing developed with mbed
[i=s] This post was last edited by arthasarthas on 2014-10-6 14:27 [/i] I won’t talk about how to register and open the development environment of MBED. I tested the first routine LED flashing. The of...
arthasarthas stm32/stm8
Is it possible that the OTG cable can power the host and the device at the same time?
I recently drew a board with a 107 MCU, OTG function, and USB power supply. This micro USB port is used to connect external devices. I designed it this way because I saw that it was easy to buy a data...
770781327 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 228  2785  1152  887  562  5  57  24  18  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号