V59C1512804QFLJ25AH datasheet, PDF

Datasheet> All Categories > storage> storage> V59C1512804QFLJ25AH

V59C1512804QFLJ25AH: DescriptionDDR DRAM,; Categorystorage storage; File Size2MB，73 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric View All

V59C1512804QFLJ25AH Overview

DDR DRAM,

V59C1512804QFLJ25AH Parametric

Parameter Name	Attribute value
Objectid	8309607390
package instruction	TFBGA,
Reach Compliance Code	compliant
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	4.72
access mode	FOUR BANK PAGE BURST
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60
length	10.5 mm
memory density	536870912 bit
Memory IC Type	DDR2 DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	60
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
organize	64MX8
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
width	8 mm

Preview

Download Datasheet

View All

V59C1512(804/164)QF

HIGH PERFORMANCE 512 Mbit DDR2 SDRAM

4 BANKS X 16Mbit X 8 (804)

4 BANKS X 8Mbit X 16 (164)

DDR2-533

Clock Cycle Time (t

CK3

)

Clock Cycle Time (t

CK4

)

Clock Cycle Time (t

CK5

)

Clock Cycle Time (t

CK6

)

Clock Cycle Time (t

CK7

)

System Frequency (f

CK max

)

5ns

3.75ns

266 MHz

DDR2-667

5ns

3.75ns

3ns

333 MHz

25A

DDR2-800

5ns

3.75ns

3ns

2.5ns

400 MHz

DDR2-800

5ns

3.75ns

2.5ns

400 MHz

PRELIMINARY

19A

DDR2-1066

5ns

3.75ns

2.5ns

1.87ns

533 MHz

Features

Description

The V59C1512(804/164)QF is a four bank DDR DRAM

organized as 4 banks x 16Mbit x 8 (804) or 4 banks x 8Mbit

x 16 (164). The V59C1512(804/164)QF achieves high

speed data transfer rates by employing a chip architec-

ture that prefetches multiple bits and then synchronizes

the output data to a system clock.

The chip is designed to comply with the following key

DDR2 SDRAM features:(1) posted CAS with additive la-

tency, (2) write latency = read latency -1, (3) On Die Ter-

mination.

All of the control, address, circuits are synchronized

with the positive edge of an externally supplied clock. I/O

s are synchronized with a pair of bidirectional strobes

(DQS, DQS) in a source synchronous fashion.

Operating the four memory banks in an interleaved

fashion allows random access operation to occur at a

higher rate than is possible with standard DRAMs. A se-

quential and gapless data rate is possible depending on

burst length, CAS latency and speed grade of the device.

Available Speed Grade:

-37 (DDR2-533) @ CL 4-4-4

-3 (DDR2-667) @ CL 5-5-5

-25A (DDR2-800) @ CL 6-6-6

-25 (DDR2-800) @ CL 5-5-5

-19A(DDR2-1066)@CL 7-7-7

High speed data transfer rates with system frequency

up to 533MHz

Posted CAS

Programmable CAS Latency: 3, 4, 5, 6 and 7

Programmable Additive Latency:0, 1, 2, 3, 4, 5 and 6

Write Latency = Read Latency -1

Programmable Wrap Sequence: Sequential

or Interleave

Programmable Burst Length: 4 and 8

Automatic and Controlled Precharge Command

Power Down Mode

Auto Refresh and Self Refresh

Refresh Interval: 7.8 us at lower than Tcase 85

3.9 us at 85

C < Tcase

≤

ODT (On-Die Termination)

Weak Strength Data-Output Driver Option

Bidirectional differential Data Strobe (Single-ended

data-strobe is an optional feature)

On-Chip DLL aligns DQ and DQs transitions with CK

transitions

Differential clock inputs CK and CK

JEDEC Power Supply 1.8V ± 0.1V

Available in 60-ball FBGA for x8 component or 84 ball

FBGA for x16 component

All inputs & outputs are compatible with SSTL_18 in-

terface

tRAS lockout supported

Read Data Strobe supported (x8 only)

Internal four bank operations with single pulsed RAS

Device Usage Chart

Operating

Temperature

Range

0°C

≤

95°C

-40°C

≤

95°C

-40°C

≤

105°C

V59C1512(804/164)QF Rev. 1.1 July 2017

Package Outline

60 ball FBGA

84 ball FBGA

•

CK Cycle Time (ns)

-37

•

Power

-19A

•

-3

•

-25A

•

-25

•

Std.

•

Temperature

Mark

Blank

ProMOS TECHNOLOGIES

V59C1512(804/164)QF

Signal Pin Description

CK, CK

CKE

RAS, CAS, WE

A0 - A13

Type

Input

Function

The system clock input. All inputs except DQs and DMs are sampled on the rising edge of CK.

Activates the CK signal when high and deactivates the CK signal when low, thereby initiates either the

Power Down mode, or the Self Refresh mode.

CS enables the command decoder when low and disables the command decoder when high. When

the command decoder is disabled, new commands are ignored but previous operations continue.

When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the command to be

executed by the SDRAM.

During a Bank Activate command cycle, A0-A13 defines the row address ( RA0-RA13 ) when sampled

at the rising clock edge for x8 and A0-A12 row address for x16 device.

During a Read or Write command cycle, A0-An defines the column address ( CA0-CAn ) when sampled

at the rising clock edge.CAn depends on the SDRAM organization:

64M x 8 DDR CAn = CA9

32M x 16 DDR CAn = CA9

In addition to the column address, A10 ( = AP ) is used to invoke autoprecharge operation at the end

of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the

bank to be precharged. If A10 is low, autoprecharge is disabled.

During a Precharge command cycle, A10 ( = AP ) is used in conjunction with BA0 and BA1 to control

which bank(s) to precharge. If A10 is high, all four banks will be precharged simultaneously regardless

of state of BA0 and BA1.

BA0, BA1

DQx

DQS, (DQS)

LDQS, (LDQS)

UDQS, (UDQS)

RDQS, (RDQS)

Input

Input/

Output

Input/

Output

Selects which bank is to be active.

Data Input/Output pins operate in the same manner as on conventional DRAMs.

DQ0-DQ7 for x8 component and DQ0-DQ15 for x16 component.

Data Strobe, output with read data, input with write data. Edge-aligned with read data, centered in write

data. For x16 device, LDQS corresponds to the data on DQ0-DQ7; UDQS coresponds to the data on

DQ8-DQ15. For x8 device, an RDQS option using DM pin can be enabled via the EMRS(1) to simplify

read timing. The data strobes DQS, LDQS, UDQS, and RDQS may be used in single ended mode or

paired with optional complimentary signals DQS, LDQS, UDQS, and RDQS to provide differential pair

signaling to the system during both reads and writes. An EMRS(1) control bit enables or disables all

complementary data strobe signals.

In this data sheet, “differential DQS signals” refers to any of the following with A10 = 0 of EMRS(1)

x8 DQS/DQS if EMRS(1)[A11] = 0

x8 DQS/DQS, RDQS/RDQS if EMRS(1)[A11] = 1

x16 LDQS/LDQS and UDQS/UDQS

“single-ended DQS signals” refers to any of the following with A10 = 1 of EMRS(1)

x8 DQS if EMRS(1)[A11] = 0

x8 DQS, RDQS, if EMRS(1)[A11] = 1

x16LDQS and UDQS

V59C1512(804/164)QF Rev. 1.1 July 2017

Recommended Resources

Switching power supply circuit using MC44603P

Touch music electronic doorbell circuit

Automatic air volume controller circuit

Shire YLRI-5T, YLRI-5 hot and cold water dispenser circuit diagram

Multipurpose pocket two-way alarm circuit

555 positive voltage source converted into a 5v power supply circuit

How to Create a Dynamic Power Solution for Stepper Motors, Relays, and LEDs: Reposted from: deyisupport [align=left][color=#000] As you can see from my previous blogs[/color], most of my inspiration and knowledge comes from the influence of my father. There is a piece of advic...; okhxyyo Analogue and Mixed Signal

Some of the study materials I found myself may be useful: [i=s]This post was last edited by paulhyde on 2014-9-15 09:12[/i] I wish you all good results in the competition....; jinbu706 Electronics Design Contest

PIC mid-range microcontroller series-10-bit AD converter: Previously, we talked about the AD converter of 8-bit microcontroller. This article will introduce the converter of 10-bit series microcontroller in detail....; rain Microchip MCU

Wince emulator taskbar split: Dear experts: When I was making an emulator, I first ran an .exe program, and the program window could be displayed in the taskbar. But when I ran another .exe program, the second program window was d...; love3song Embedded System

"Circuit Fundamentals" by: Charles Alexander / Matthew Sadiku: , 119, 170)][backcolor=rgb(239, 245, 249)][size=14px][font=Arial, Helvetica, sans-serif][size=13px]Author: [/size][/font][/size][/backcolor][/color][color=rgb(51, 119, 170)][backcolor=rgb(239, 245, 24...; House1989 Buy&Sell

Buck charger bq25700: The application of buck-boost charger can range from notebooks to portable speakers, from smartphones to gateway backup, etc. So in this topic, the buck-boost charger architecture will introduce how t...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components