EEWORLDEEWORLDEEWORLD

Part Number

Search

EH2500TS-83.330M

Description
CMOS, Quartz Crystal Clock Oscillators XO (SPXO) HCMOS/TTL (CMOS) 5.0Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) HCMOS/TTL (CMOS) 5.0Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
CategoryPassive components    oscillator   
File Size935KB,10 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EH2500TS-83.330M Overview

CMOS, Quartz Crystal Clock Oscillators XO (SPXO) HCMOS/TTL (CMOS) 5.0Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) HCMOS/TTL (CMOS) 5.0Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

EH2500TS-83.330M Parametric

Parameter NameAttribute value
Brand NameEcliptek
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid7039747456
Parts packaging codeSMD 5.0mm x 7.0mm
Contacts4
Manufacturer packaging codeSMD 5.0mm x 7.0mm
Reach Compliance Codecompliant
JESD-609 codee4
Manufacturer's serial numberEH25
Oscillator typeCMOS
Terminal surfaceNickel/Gold (Ni/Au)
Ecliptek | EH25 Series Oscillator
http://www.ecliptek.com/oscillators/EH25/
Log On
| 714-433-1200 |
Email Customer Support
Home
Products
Quick Quote
My Parts List
Site Map
Contact Us
EH25 Series Oscillator
Quartz Crystal Clock Oscillators XO (SPXO) HCMOS/TTL (CMOS) 5.0Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
2011/65 +
2015/863
168 SVHC
Revision G 06/08/2012
Electrical Specifications
Nominal Frequency
1.000MHz to 155.520MHz
Some frequencies within this range may not be available.
Frequency Tolerance/Stability
(Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency
Stability over the Operating Temperature Range, Supply Voltage
Change, Output Load Change, First Year Aging at 25°C, Shock, and
Vibration)
±100ppm Maximum
±50ppm Maximum
±25ppm Maximum
±20ppm Maximum
±5ppm/year Maximum
0°C to +70°C
-40°C to +85°C
5.0V
DC
±10%
No Load
50mA Maximum
I
OH
= -16mA
2.4V
DC
Minimum with TTL Load, V
DD
-0.4V
DC
Minimum with HCMOS
Load
I
OL
= +16mA
0.4V
DC
Maximum with TTL Load, 0.5V
DC
Maximum with HCMOS Load
50 ±10(%) Measured at 1.4V
DC
with TTL Load or at 50% of waveform
with HCMOS Load from 1MHz to 70MHz Measured at 50% of waveform
above 70MHz
50 ±5(%) Measured at 50% of waveform
Measured at 0.8V
DC
to 2.0V
DC
with TTL Load; Masured at 20% to 80%
of waveform with HCMOS Load
6nSec Maximum from 1MHz to 70MHz
4nSec Maximum from 70.000001MHz to 155.520MHz
10 TTL Load or 50pF HCMOS Load Maximum from 1MHz to 70MHz
5 TTL Load or 15pF HCMOS Load Maximum from 70.000001MHz to
155.520MHz
CMOS
Tri-State (High Impedance)
+2.2V
DC
Minimum to Enable Output, +0.8V
DC
Maximum to Disable
Output (High Impedance), No Connect to Enable Output
±250pSec Maximum, ±100pSec Typical
±50pSec Maximum, ±30pSec Typical
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (V
OH
)
Output Voltage Logic Low (V
OL
)
Duty Cycle
Rise Time/Fall Time
Load Drive Capability
Output Logic Type
Pin 1 Connection
Tri-State Input Voltage (Vih and Vil)
Absolute Clock Jitter
One Sigma Clock Period Jitter
1 of 10
28-Jan-2016 1:03 PM
[EEworld original tutorial discussion] Analysis of small errors in the IAR development introduction video tutorial (welcome to criticize)
[i=s]This post was last edited by sjtitr on 2014-3-28 14:18[/i] I just finished our original tutorial. The teacher was a little nervous. The introduction and demonstration were very good. However, I a...
sjtitr Microcontroller MCU
[Share] dB, dBidBddBc, dBm, dBw meaning
1. dB dB is a value that represents a relative value. It is a pure ratio that only indicates the relative size relationship between two quantities. It has no unit. When considering how many dB the pow...
linda_xia Analog electronics
How to add pictures when posting
How do I add a picture when posting? I see there is an option to insert a picture, but after clicking it, I have to enter the URL. I want to add a picture from my computer, and copying and pasting doe...
peiha Embedded System
IAR Compilation Optimization Level Introduction
IAR has flexible optimization level settings, including different levels and different levels of compilation optimization settings. This article will introduce IAR 's compilation optimization level se...
MamoYU Integrated technical exchanges
ARM, FPGA learning group, there are senior engineers to guide the project, those who want to learn can join
Existing development projects, under the guidance of engineers, hope that those who want to learn related majors can join,...
cocojy ARM Technology
I have an i2c spi uart problem, please give me some advice.
What do i2c, spi, and uart do? Why are there so many serial buses?...
liu2006hui Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1978  1767  1001  363  1585  40  36  21  8  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号