EEWORLDEEWORLDEEWORLD

Part Number

Search

TSN8TF1373

Description
Array/Network Resistor, Isolated, Metal Glaze/thick Film, 0.125W, 137000ohm, 200V, 1% +/-Tol, -200,200ppm/Cel, 2012,
CategoryPassive components    The resistor   
File Size219KB,2 Pages
ManufacturerTateyama Kagaku Group
Environmental Compliance
Download Datasheet Parametric View All

TSN8TF1373 Overview

Array/Network Resistor, Isolated, Metal Glaze/thick Film, 0.125W, 137000ohm, 200V, 1% +/-Tol, -200,200ppm/Cel, 2012,

TSN8TF1373 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid845073562
Reach Compliance Codeunknown
ECCN codeEAR99
structureChip
Network TypeIsolated
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.55 mm
Package length5.08 mm
Package formSMT
Package width3.1 mm
method of packingBulk
Rated power dissipation(P)0.125 W
resistance137000 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesTSN(CONVEX)
size code2012
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient200 ppm/°C
Tolerance1%
Operating Voltage200 V
TSN
(凸)
厚膜チップネ トワーク抵抗器
(凸型)
Chip Resistor Networks
(Convex Termination)
½品構造
Construction
保護膜
Protective Coating
電極
Electrode
高純度アルミ
ナ基板
High Purity Alumina Substrate
抵抗
Resistive Element
品番構成
Type Designation
TSN
3B
T
J
103
V
品種
Product Code
½状及び特性
Size and Circuit
表示
Marking
T=表示あ
T=Marking
空½=表示無
Nil=No Marking
抵抗値許容差
Resistance Tolerance
F=±1%
G=±2%
J=±5%
公称抵抗値
Resistance Value
101:10×10
1
→100Ω
103:10×10
3
→10kΩ
474:47×10
4
→470kΩ
包装
Packing
V=テー
ピング
V=Taping
空½=バルク
Nil=Bulk
Resistors
注意*1 TSN7E、 イ
2Eタ プの標準は表示な TSN3B、 8T、 3A、
し。
2B、 3T、 OU/OS/OK、
1U/1Sタ プは標準は表示あ
り。
外½寸法
Dimension
TSN 3B, 2B
TSN 3E,2E,7E
TSN 8T, 3T
表示例 2E, 7E
Marking example in case of 2E, 7E
TSN 0U/0S/0K,1U/1S
TSN 3A
表示例 0U, 1U
Marking example in case of 0U, 1U
〔unit mm〕
W
t
0.50±0.10
0.35±0.05
0.50±0.10
0.35±0.05
0.55±0.10
0.50±0.10
0.45±0.10
0.50±0.10
0.60±0.10
0.35±0.10
a1(a)
0.40±0.15
0.30±0.15
0.60±0.15
0.33±0.05
0.80±0.20
0.50±0.15
0.30±0.15
0.34±0.15
0.80±0.20
0.35±0.10
a2
0.60±0.15
0.40±0.15
b
0.30±0.20
0.15±0.10
0.30±0.20
0.15±0.10
0.50±0.20
0.30±0.20
0.30±0.20
0.30±0.20
0.50±0.20
0.15±0.10
b'
0.25±0.15
0.25±0.10
0.25±0.10
0.25±0.05
0.30±0.20
0.25±0.15
0.25±0.20
0.25±0.15
0.30±0.20
0.15±0.10
p
0.80±0.10
0.50±0.10
0.80±0.05
0.65±0.10
(1.27)
0.80±0.10
0.50±0.05
(0.64)
(1.27)
(0.50)
包装数量/Q'ty
5,000pcs
10,000pcs
5,000pcs
10,000pcs
4,000pcs
5,000pcs
5,000pcs
5,000pcs
4,000pcs
10,000pcs
½名
Type
TSN 3B
TSN 2B
TSN 3E
TSN 2E
TSN 8T
TSN 3T
TSN 3A
TSN OU/OS/OK
TSN 1U/1S
TSN 7E
L
3.20±0.10
2.00±0.10
1.60±0.15
1.00±0.10
5.08±0.20
3.20±0.10
3.80±0.20
3.20±0.15
6.40±0.20
0.80±0.10
開発中
1.60±0.10
1.00±0.10
1.60±0.15
1.00±0.10
3.10±0.20
1.60±0.10
1.60±0.20
1.60±0.15
3.10±0.20
0.60±0.10
0.30±0.15
0.49±0.15
(1.05)
本カタ
ログに掲載の内容は予告な 変更する場合があ ます。
御注文及び御½用前に、
納入仕様書な で内容を御確認下さ
い。
These specifications are subject to change, in the interest of technical improvement, without notice or obligation.
Please check again on delivery specification sheet before order or use!
− 58 −
What is the difference between the two transistor circuit diagrams?
What is the difference between the following two circuit diagrams? How to analyze them?...
elecfans2018 Analog electronics
Encyclopedia of Circuit Design
[i=s] This post was last edited by paulhyde on 2014-9-15 09:18 [/i] Circuit Design Encyclopedia...
renchunyan Electronics Design Contest
What CPUs and GPUs are good at and what they are not good at
[align=left]Both CPU and GPU are chips with computing capabilities. CPU is more like a "generalist" - instruction computing (execution) is the main focus + numerical computing, while GPU is more like ...
jingcheng ARM Technology
Regarding capacitor filtering
[img]http://hi.eeworld.net/attachment/201003/21/3214905_12691714519SNI.jpg[/img] [img]http://hi.eeworld.net/attachment/201003/21/3214905_1269171463b2ae.jpg[/img] I don’t quite understand the underline...
likyo Discrete Device
A brief discussion on clock synchronization processing methods in asynchronous circuits
[size=14px] Hello everyone, it's time for daily learning again. Today we will talk about the clock synchronization processing method in asynchronous circuits. [/size] [size=14px] Since we are talking ...
大辉哥0614 FPGA/CPLD
Game multi-opening keyboard and mouse synchronizer chip solution
[align=left][font=黑体][size=4]The synchronizer realizes a set of keyboard and mouse to control 4/8 or more computers at the same time, which is mainly used for playing games and brushing scores. It als...
明天会更好124 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2372  625  683  2756  2242  48  13  14  56  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号