PC3Q410NIP
PC3Q410NIP
∗
1-channel package type is also available.
(model No.
PC3H41xNIP Series)
Mini-flat Half Pitch
4-channel Package, High CMR,
AC Input, Low Input Current
Photocoupler
■
Description
PC3Q410NIP
contains a IRED optically coupled to a
phototransistor.
It is packaged in a 4 channel Mini-flat, half pitch
type.
Input-output isolation voltage(rms) is 2.5kV.
Collector-emitter Voltage is 80V
(∗)
,CTR is 50% to
400% at input current of
±0.5mA
and CMR is MIN.
10kV/µs.
■
Agency approvals/Compliance
1. Recognized by UL1577 (Double protection isolation),
file No. E64380 (as model No.
PC3Q41)
2. Package resin : UL flammability grade (94V-0)
■
Applications
1. Programmable controllers
2. Facsimiles
3. Telephones
■
Features
1. 4-channel Mini-flat Half pitch package (Lead pitch :
1.27mm)
2. Double transfer mold package (Ideal for Flow Solder-
ing)
3. AC input type
4. Low input current type (I
F
=±0.5mA)
5. High collector-emitter voltage (V
CEO
: 80V
(∗)
)
6. High noise immunity due to high common mode re-
jection voltage (CMR : MIN. 10kV/µs)
7. Isolation voltage between input and output (V
iso(rms)
:
2.5kV)
(*) Up to Date code "P9" (September 2002) V
CEO
: 70V.
Notice The content of data sheet is subject to change without prior notice.
In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that may occur in equipment using any SHARP
devices shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device.
1
Sheet No.: D2-A02201EN
Date Sep. 30. 2003
© SHARP Corporation
PC3Q410NIP
■
Absolute Maximum Ratings
Parameter
Symbol
I
F
Forward current
*1
Peak forward current
I
FM
P
Power dissipation
Collector-emitter voltage V
CEO
Emitter-collector voltage V
ECO
I
C
Collector current
Collector power dissipation
P
C
P
tot
Total power dissipation
T
opr
Operating temperature
T
stg
Storage temperature
*2
Isolation voltage
V
iso (rms)
*3
Soldering temperature
T
sol
Input
(T
a
=25˚C)
Rating
Unit
±10
mA
±200
mA
15
mW
*4
80
V
6
V
50
mA
150
mW
170
mW
−30
to
+100
˚C
−40
to
+125
˚C
2.5
kV
˚C
260
*1 Pulse width≤100µs, Duty ratio : 0.001
*2 40 to 60%RH, AC for 1 minute, f=60Hz
*3 For 10s
*4 Up to Date code "P9" (september 2002) V
CEO
: 70V
■
Electro-optical Characteristics
Input
Symbol
Parameter
Forward voltage
V
F
C
t
Terminal capacitance
I
CEO
Collector dark current
Collector-emitter breakdown voltage BV
CEO
Emitter-collector breakdown voltage BV
ECO
Collector current
I
C
Collector-emitter saturation voltage V
CE (sat)
Isolation resistance
R
ISO
Floating capacitance
C
f
Rise time
t
r
Response time
Fall time
t
f
Common mode rejection voltage
CMR
Conditions
I
F
=±5mA
V=0, f=1kHz
V
CE
=50V,
I
F
=0
I
C
=0.1mA,
I
F
=0
I
E
=10µA,
I
F
=0
I
F
=±0.5mA,
V
CE
=5V
I
F
=±10mA,
I
C
=1mA
DC500V, 40 to 60%RH
V=0, f=1MHz
Output
Output
Transfer
charac-
teristics
V
CE
=2V,
I
C
=2mA,
R
L
=100Ω
T
a
=25˚C,
R
L
=470Ω,
V
CM
=1.5kV(peak),
I
F
=0,
V
CC
=9V,
V
np
=100mV
MIN.
−
−
−
*5
80
6
0.25
−
5×10
10
−
−
−
10
TYP.
1.2
30
−
−
−
−
−
1×10
11
0.6
4
3
−
MAX.
1.4
250
100
−
−
2.0
0.2
−
1.0
18
18
−
(T
a
=25˚C)
Unit
V
pF
nA
V
V
mA
V
Ω
pF
µs
µs
kV/µs
*5 Up to Date code "P9" (September 2002)BV
CEO
≥70V.
Sheet No.: D2-A02201EN
4
PC3Q410NIP
Fig.1 Test Circuit for Common Mode Rejection Voltage
(dV/d
t
)
V
CM
R
L
V
np
V
CC
V
CM :
High wave
pulse
R
L
=470Ω
V
CC
=9V
V
O
(V
cp
Nearly
=
dV/d
t
×C
f
×R
L
)
1) V
cp
: Voltage which is generated by displacement current in floating
capacitance between primary and secondary side.
1)
V
cp
V
np
V
CM
Fig.2 Forward Current vs. Ambient
Temperature
Fig.3 Diode Power Dissipation vs. Ambient
Temperature
10
Diode power dissipation P (mW)
15
Forward current I
F
(mA)
10
5
5
0
−30
0
25
50
75
100
125
0
−30
0
25
50
75
100
125
Ambient temperature T
a
(˚C)
Ambient temperature T
a
(˚C)
Fig.4 Collector Power Dissipation vs.
Ambient Temperature
Collector power dissipation P
C
(mW)
Fig.5 Total Power Dissipation vs. Ambient
Temperature
Total power dissipation P
tot
(mW)
0
25
50
75
100
125
200
200
170
150
150
100
100
50
50
0
−30
0
−30
0
25
50
75
100
125
Ambient temperature T
a
(˚C)
Ambient temperature T
a
(˚C)
Sheet No.: D2-A02201EN
5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
