1SG210HN3F50I2XGS datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 1SG210HN3F50I2XGS

1SG210HN3F50I2XGS: DescriptionField Programmable Gate Array,; CategoryProgrammable logic devices Programmable logic; File Size331KB，36 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric View All

1SG210HN3F50I2XGS Overview

Field Programmable Gate Array,

1SG210HN3F50I2XGS Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145137851472
Reach Compliance Code	compliant
YTEOL	10
JESD-609 code	e1
Terminal surface	Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)

Preview

Download Datasheet

View All

Intel

Stratix

10 GX/SX Device

Overview

Send Feedback

S10-OVERVIEW | 2019.08.19

Latest document on the web:

PDF

HTML

Contents

1. Intel

Stratix

10 GX/SX Device Overview.................................................................... 3

1.1. Intel Stratix 10 GX/SX Family Variants......................................................................4

1.1.1. Available Options....................................................................................... 6

1.2. Innovations in Intel Stratix 10 FPGAs and SoCs......................................................... 6

1.3. FPGA and SoC Features Summary............................................................................8

1.4. Intel Stratix 10 Block Diagram............................................................................... 11

1.5. Intel Stratix 10 FPGA and SoC Family Plan...............................................................11

1.6. Intel Hyperflex Core Architecture........................................................................... 14

1.7. Heterogeneous 3D SiP Transceiver Tiles.................................................................. 15

1.8. Intel Stratix 10 Transceivers.................................................................................. 16

1.8.1. PMA Features......................................................................................... 17

1.8.2. PCS Features..........................................................................................19

1.9. PCI Express Gen1/Gen2/Gen3 Hard IP.................................................................... 20

1.10. Interlaken PCS Hard IP....................................................................................... 20

1.11. 10G Ethernet Hard IP......................................................................................... 21

1.12. External Memory and General Purpose I/O............................................................ 21

1.13. Adaptive Logic Module (ALM)............................................................................... 22

1.14. Core Clocking.................................................................................................... 23

1.15. Fractional Synthesis PLLs and I/O PLLs..................................................................24

1.16. Internal Embedded Memory.................................................................................24

1.17. Variable Precision DSP Block................................................................................ 24

1.18. Hard Processor System (HPS).............................................................................. 27

1.18.1. Key Features of the Intel Stratix 10 HPS...................................................28

1.19. Power Management............................................................................................ 31

1.20. Device Configuration and Secure Device Manager (SDM)......................................... 31

1.21. Device Security..................................................................................................33

1.22. Configuration via Protocol Using PCI Express..........................................................33

1.23. Partial and Dynamic Reconfiguration..................................................................... 34

1.24. Fast Forward Compile......................................................................................... 34

1.25. Single Event Upset (SEU) Error Detection and Correction.........................................34

1.26. Document Revision History for the Intel Stratix 10 GX/SX Device Overview................35

Intel

Stratix

10 GX/SX Device Overview

Send Feedback

Recommended Resources

HT-2823A circuit

Remote control light switch circuit

Thyristor self-locking switch circuit

High precision contactless thermostat circuit

Magical QPFB-10 desktop steam iron control board circuit diagram

Watson FS80-40 floor fan circuit diagram

STM8 firmware library problem: When I used the library, I found that there was a problem with the assertion function of the interrupt configuration function in the serial port file. I wonder if anyone has used the library for devel...; fx_zqk19861207 stm32/stm8

Switching power supply composed of UC3844: Switching power supply composed of UC3844...; gaoyanmei Analogue and Mixed Signal

How to drive ds12c887 chip with msp430f2619: I used the 51 MCU mode to drive ds12887, but found that it could not be driven, and the 1602 LCD only displayed the address entered during driving. Please help me solve this problem!...; smartboywe MCU

Part of the source code of SensorTile: [i=s]This post was last edited by liren1979 on 2017-4-20 18:16[/i]GitHub code: [url=https://github.com/liren197968/code/tree/master]https://github.com/liren197968/code/tree/master[/url]...; liren1979 MEMS sensors

Merging GSM with WLAN in a mobile handset needn''t cause int: Multi-mode handsets are designed to work in conventional wireless LAN (WLAN) hotspots as well as in GSM cellular networks. Multi-mode communication is important to consumers for applications such as G...; fly RF/Wirelessly

Altara White Paper - Implementing Image Format Conversion in FPGA: Before broadcast images can be stored, encoded, or displayed, they must be converted to HD or other resolutions. Altera's 1080p Video Design Workbench helps system designers easily develop custom imag...; FPGA小牛 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components