EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9662901VEC

Description
4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
Categorylogic    logic   
File Size135KB,24 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

5962R9662901VEC Overview

4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16

5962R9662901VEC Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP, DIP16,.3
Contacts16
Reach Compliance Codeunknown
Other featuresRADIATION HARDENED; INPUT AC PARAMETRIC VALUES NOT FROM POST RADIATION MEASUREMENT
series4000/14000/40000
JESD-30 codeR-CDIP-T16
JESD-609 codee4
length19.05 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeJ-K FLIP-FLOP
Maximum Frequency@Nom-Sup2590000 Hz
MaximumI(ol)0.00064 A
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5/15 V
Prop。Delay @ Nom-Sup405 ns
propagation delay (tpd)405 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)18 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax2.59 MHz
Base Number Matches1
REVISIONS
LTR
A
DESCRIPTION
Changes in accordance with NOR 5962-R163-97.
DATE (YR-MO-DA)
97-02-24
APPROVED
Monica L. Poelking
B
Changes in accordance with NOR 5962-R403-97.
97-07-29
Raymond Monnin
C
Incorporate revisions A and B. Update boilerplate to MIL-PRF-38535
requirements. Editorial changes throughout. – LTG
03-12-11
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
C
15
C
16
C
17
C
18
REV
SHEET
PREPARED BY
Larry T. Gauder
C
19
C
20
C
21
C
1
C
22
C
2
C
23
C
3
C
4
C
5
C
6
C
7
C
8
C
9
C
10
C
11
C
12
C
13
C
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
CHECKED BY
Monica L. Poelking
APPROVED BY
Monica L. Poelking
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216
http://www.dscc.dla.mil
DRAWING APPROVAL DATE
96-01-04
MICROCIRCUIT, DIGITAL, RADIATION
HARDENED, CMOS, DUAL J-K MASTER SLAVE
FLIP-FLOP, MONOLITHIC SILICON
AMSC N/A
REVISION LEVEL
SIZE
CAGE CODE
C
A
SHEET
67268
1 OF
23
5962-96629
DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.
5962-E055-04

5962R9662901VEC Related Products

5962R9662901VEC 5962R9662901V9A 5962R9662902VEC DBP-M998LF-01-1580-DF 5962R9662902VXC
Description 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC16 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16 Array/Network Resistor, Bussed, Tantalum Nitride/nickel Chrome, 0.1W, 158ohm, 100V, 0.5% +/-Tol, -100,100ppm/Cel, 8726, 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16
Reach Compliance Code unknown unknown unknown compliant unknown
JESD-609 code e4 e0 e4 e3 e4
Number of terminals 16 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 150 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR PACKAGE RECTANGULAR
Package form IN-LINE UNCASED CHIP IN-LINE DIP FLATPACK
technology CMOS CMOS CMOS TANTALUM NITRIDE/NICKEL CHROME CMOS
Terminal surface GOLD TIN LEAD GOLD Matte Tin (Sn) GOLD
Parts packaging code DIP DIE DIP - DFP
package instruction DIP, DIP16,.3 DIE, DIP, DIP16,.3 - DFP, FL16,.3
Contacts 16 16 16 - 16
series 4000/14000/40000 4000/14000/40000 4000/14000/40000 - 4000/14000/40000
JESD-30 code R-CDIP-T16 R-XUUC-N16 R-CDIP-T16 - R-CDFP-F16
Load capacitance (CL) 50 pF - 50 pF - 50 pF
Logic integrated circuit type J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP - J-K FLIP-FLOP
Maximum Frequency@Nom-Sup 2590000 Hz - 2590000 Hz - 2590000 Hz
MaximumI(ol) 0.00064 A - 0.00064 A - 0.00064 A
Number of digits 2 2 2 - 2
Number of functions 2 2 2 - 2
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY - COMPLEMENTARY
Package body material CERAMIC, METAL-SEALED COFIRED UNSPECIFIED CERAMIC, METAL-SEALED COFIRED - CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DIE DIP - DFP
Encapsulate equivalent code DIP16,.3 - DIP16,.3 - FL16,.3
power supply 5/15 V - 5/15 V - 5/15 V
Prop。Delay @ Nom-Sup 405 ns - 405 ns - 405 ns
propagation delay (tpd) 405 ns 405 ns 405 ns - 405 ns
Certification status Not Qualified Not Qualified Not Qualified - Not Qualified
Filter level MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V - MIL-PRF-38535 Class V
Maximum supply voltage (Vsup) 18 V 18 V 18 V - 18 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V - 3 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V - 5 V
surface mount NO YES NO - YES
Temperature level MILITARY MILITARY MILITARY - MILITARY
Terminal form THROUGH-HOLE NO LEAD THROUGH-HOLE - FLAT
Terminal pitch 2.54 mm - 2.54 mm - 1.27 mm
Terminal location DUAL UPPER DUAL - DUAL
total dose 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V - 100k Rad(Si) V
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE - POSITIVE EDGE
minfmax 2.59 MHz 3.5 MHz 2.59 MHz - 2.59 MHz
Base Number Matches 1 1 1 - 1
Temperature and humidity automation control system - a technology-based project that benefits the people
[align=center][b][u]Temperature and humidity automation control system-technology benefiting the people project[/u][/b][/align][align=center][b][/b][/align][align=left][b][u]Editor: Jiu Chunjian Liu C...
l380730475 RF/Wirelessly
2012 Hubei Electronic Competition Questions
[i=s]This post was last edited by paulhyde on 2014-9-15 03:40[/i] Welcome to discuss...
kiwiQ Electronics Design Contest
When debugging my afx file in axd, there is no valid assembly code?
Use axd to load other people's afx files, and you can see the assembly code. I compiled the code, and there is no assembly code when using armlink hello -o hello.afx. How can I make my own afx file de...
z2008h Embedded System
dxp2004 learning
I have just started learning dxp2004, but there are many things I don’t understand. Does anyone have any recommended reference books or materials?...
杨谨怿 PCB Design
[Design Tool] OpenOCD internal Jtag layer core code
OpenOCD internal Jtag layer core code. OpenOCD allows users to simulate Verilog through C code....
GONGHCU FPGA/CPLD
Our 9854 chip is made of an adapter board, is that ok? !
[i=s]This post was last edited by paulhyde on 2014-9-15 03:28[/i] Does anyone know that our AD9854 chip is first soldered on the adapter board, and then the peripheral PCB (with 2013) base is drawn an...
armahc Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2777  539  2339  826  2423  56  11  48  17  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号