in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.
DS099 June 27, 2013
Product Specification
www.xilinx.com
1
8
Spartan-3 FPGA Family:
Introduction and Ordering Information
Product Specification
DS099 (v3.1) June 27, 2013
Introduction
The Spartan®-3 family of Field-Programmable Gate Arrays
is specifically designed to meet the needs of high volume,
cost-sensitive consumer electronic applications. The
eight-member family offers densities ranging from 50,000 to
5,000,000 system gates, as shown in
Table 1.
The Spartan-3 family builds on the success of the earlier
Spartan-IIE family by increasing the amount of logic
resources, the capacity of internal RAM, the total number of
I/Os, and the overall level of performance as well as by
improving clock management functions. Numerous
enhancements derive from the Virtex®-II platform
technology. These Spartan-3 FPGA enhancements,
combined with advanced process technology, deliver more
functionality and bandwidth per dollar than was previously
possible, setting new standards in the programmable logic
industry.
Because of their exceptionally low cost, Spartan-3 FPGAs
are ideally suited to a wide range of consumer electronics
applications, including broadband access, home
networking, display/projection and digital television
equipment.
The Spartan-3 family is a superior alternative to mask
programmed ASICs. FPGAs avoid the high initial cost, the
lengthy development cycles, and the inherent inflexibility of
in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.
DS099 (v3.1) June 27, 2013
Product Specification
www.xilinx.com
2
Spartan-3 FPGA Family: Introduction and Ordering Information
Architectural Overview
The Spartan-3 family architecture consists of five fundamental programmable functional elements:
•
Configurable Logic Blocks (CLBs) contain RAM-based Look-Up Tables (LUTs) to implement logic and storage
elements that can be used as flip-flops or latches. CLBs can be programmed to perform a wide variety of logical
functions as well as to store data.
Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB
supports bidirectional data flow plus 3-state operation. Twenty-six different signal standards, including eight
high-performance differential standards, are available as shown in
Today, I was in a good mood and opened many browsers at the same time, including firefox, IE, chrome, and Opera. Can you imagine the result? They all crashed! :L So I saw an article and thought it was...
[size=4][b] In September, many companies have been working hard on the MPU battlefield, with industry and automobiles being their important targets. [/b][/size] [size=4][b] Atmel, which has always bee...
[i=s]This post was last edited by Aguilera on 2017-10-15 21:58[/i] [font=microsoft yahei][size=3][color=#000000][b]Task state machine in TI official code[/b][/color][/size][/font] [p=35, null, left][c...
I want to find an ARM development board with MPEG decoding. 2440 plays MPEG4, 320*240 is OK, but it is too slow if it is enlarged. Please recommend it to me if you know. I have contacted many companie...
Using stm8s103f3, mpu is powered by 3.3V, clock SD2068 is powered by 5V, can the two chips communicate directly by SCL and SDA? Please give me some advice! The iic of mpu is hardware iic, pure open dr...
Development Background: 1. Main chip - STM32F207VCT6; 2. TCP/IP protocol stack - LWIP, transplanted based on ST routines; 3. Operating system - none (bare metal); Anomalies: 1. Power on the device wi...[Details]
Function List and Notes (lower-level driver part) 1. IO port initialization: control IO and communication IO. Control includes power control, reset and low power mode. Communication is the serial po...[Details]
I have been working on this i2c for several days. Many people on the Internet say that this is a problem with the ST package library, and they basically talk about the STM32F1 series of chips, and ev...[Details]
Recently, the relevant person in charge of the Energy Conservation Division of the Energy Conservation and Technology Equipment Department of the National Energy Administration said on the issue of...[Details]
Artificial intelligence
There is no inherent bias in AI. It does not "think" something is true or false for reasons that cannot be explained by logic. Unfortunately, human bias exists in mach...[Details]
With the implementation of the first version of the NR sub-6GHz draft of 3GPP in December 2017, and the subsequent Phase 2 drafts, semiconductor manufacturers and terminal manufacturers began to ...[Details]
This routine is also a classic routine on the development board. I modified the framework of the program to make it more suitable for future calls. The specific 4*4 keyboard scanning principle is rel...[Details]
First of all, security practitioners have never felt that AI can be used as deeply as today. Although Antelope Cloud is a platform manufacturer, it has always been interested in AI and AI- specific...[Details]
In recent years, in addition to Huawei Kirin
chips
in the mobile phone industry
, Xiaomi's own processor Pengpai S1, AI
chip
start-ups such as Cambrian, Horizon, and Deephi Technolo...[Details]
Different models of PIC series microcontrollers have different watchdog settings. The following takes the PIC16F688 microcontroller as an example. 1. If WDTE=1 in the configuration word, the watchdog...[Details]
When STM32 uses JTMS (PA13) and JTCK (PA14) as normal I/O ports, add the following code before initialization (the order cannot be reversed): RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE); G...[Details]
Here is the temperature added in the previous chapter The above figure is the temperature calculation formula: where Vsense is the ADC value collected from the temperature channel. The stm32f407 ...[Details]
1) ADC multi-channel acquisition: (Multi-channel acquisition must use scanning mode. In scanning mode, the channels of the rule group share a register, so DMA transmission must be used; to prevent da...[Details]
Manually assemble the following program machine code and analyze the execution function of the program segment. CLR A MOV R2, A MOV R7, #4 LOOP: CLR C MOV A, R0 RLC...[Details]
It is required to use timer/counter 1 for timing, with a timing of 1 second; timer/counter 0 for counter, and the external pulse to be counted is connected from P3.4 (T0). The microcontroller will co...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
