EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CRMA2010AF9M31FKE1

Description
Fixed Resistor, Thick Film, 0.5W, 9310000ohm, 2000V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 2010, CHIP
CategoryPassive components    The resistor   
File Size135KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

CRMA2010AF9M31FKE1 Overview

Fixed Resistor, Thick Film, 0.5W, 9310000ohm, 2000V, 1% +/-Tol, 100ppm/Cel, Surface Mount, 2010, CHIP

CRMA2010AF9M31FKE1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145068264966
package instructionCHIP
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL7
structureRectangular
JESD-609 codee3
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.64 mm
Package length5.08 mm
Package formSMT
Package width2.54 mm
method of packingTR
Rated power dissipation(P)0.5 W
Rated temperature70 °C
GuidelineAEC-Q200
resistance9310000 Ω
Resistor typeFIXED RESISTOR
size code2010
surface mountYES
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceTin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance1%
Operating Voltage2000 V
First time using multisim simulation
[i=s]This post was last edited by littleshrimp on 2016-1-4 15:18[/i] I installed multisim before, but didn't understand it. I tried it again today and it turned out to be so simple. Next time you have...
littleshrimp Integrated technical exchanges
Four experts’ comments: Can ISO9002 and ERP be perfectly integrated?
Expert Comments Zhao Chunyu, Information Director of Daphne China Headquarters, Yongen Investment (Group) Co., Ltd., Wang Lei, Vice President of IDS Scheer China, Luo Huahui, Consultant of Peking Univ...
JasonYoo RF/Wirelessly
Some application documents about 430
(1) MSP430 Application Experience_MSP430_USART (2) MSP430_C language routines with detailed comments....
yanghanbo12345 Microcontroller MCU
The top-level module calls the port signal of the bottom-level module, and an error occurs during simulation~~~
The design is a three-level module, the top-level module topcpu.v, the middle module cpu.v, and the bottom-level module adr.v. I called the port signal pc_addr of adr in topcpu.v, and an error occurre...
caoxiaoliangzdh FPGA/CPLD
Clock Transmission Technology White Paper.pdf
Here's another one. I can't remember what information netizens have already uploaded. Here's a random one....
白丁 FPGA/CPLD
MSP430 BIT problem?
if ((P1IN&BIT4) == BIT4)then what does BIT4 mean?...
w2008r Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1399  1597  1934  970  1007  29  33  39  20  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号