EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20216131911CCEC

Description
Array/Network Resistor, Center Tap, Thin Film, 1910ohm, 0.2% +/-Tol, -100,100ppm/Cel, 4427,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20216131911CCEC Overview

Array/Network Resistor, Center Tap, Thin Film, 1910ohm, 0.2% +/-Tol, -100,100ppm/Cel, 4427,

FP20216131911CCEC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid976042863
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.1
structureFlatpack
Network TypeCenter Tap
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.03 mm
Package length11.18 mm
Package formSMT
Package width6.73 mm
resistance1910 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code4427
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Tolerance0.2%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Unconsciously, it has been almost a year since the wince driver was released. I will write some learning experiences and share some points. Hehe
I just finished a shower, my hair is not dry yet, and I am full of energy. Thinking that I will graduate soon, I feel particularly excited and can't help typing on the keyboard. I clearly remember tha...
aihys Embedded System
Electronic racing does not do aircraft control, come and have a look
[i=s]This post was last edited by paulhyde on 2014-9-15 03:10[/i] Personally, I feel that it is not very realistic to make an airplane. The list of components includes small motors[/color][/size][/fon...
xinquan456 Electronics Design Contest
stm32 PWM triggers adc delay acquisition problem
My program design is: use PWM as a trigger source to trigger ADC acquisition and use DMA to fetch data to memory. My design is: PWM is connected to an external circuit to turn on the signal. Since the...
bigbat stm32/stm8
Those wiring skills required for high-frequency circuit design
High-frequency circuits are often highly integrated and have high wiring density. The use of multi-layer boards is necessary for wiring and is also an effective means to reduce interference. In the PC...
中信华 PCB Design
How to verify DDR3 hardware test at HPS end
Hello everyone! The DDR3 on the FPGA side can write some RTL code to test whether the DDR3 storage is working properly, so how to perform hardware testing on the DDR3 connected to the HPS side? Thank ...
hellboy158 FPGA/CPLD
Please help.. What do you usually use to view the information you send?
I don't know which program can view the information you sent. I want to know which program can be used to view it....
赖海燕 Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 34  1442  404  990  669  1  30  9  20  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号