3SB200CWR3K-6V/30 datasheet, PDF

3SB200CWR3K-6V/30: DescriptionSingle Color LED, Red, Water Clear,; CategoryLED optoelectronic/LED photoelectric; File Size61KB，1 Pages; ManufacturerLEDtronics; Websitehttp://ledtronics.com.my

Download Datasheet Parametric View All

3SB200CWR3K-6V/30 Overview

Single Color LED, Red, Water Clear,

Parameter Name	Attribute value
Reach Compliance Code	unknown
color	RED
Configuration	SINGLE
Lens type	WATER CLEAR
Nominal luminous intensity	3000 mcd
Installation features	PANEL MOUNT
Number of functions	1
Number of terminals	2
Optoelectronic device types	SINGLE COLOR LED
method of packing	BULK
shape	ROUND
surface mount	NO
Base Number Matches	1

MP1540 boost circuit problem: What is the function of R5 and D1 in the figure? Is the function of R5 to ensure that EN is reliably grounded and the chip does not work when the EN terminal is in an unknown state? I'm not sure about...; zhangkai0215 Power technology

Weird problem with Altera PLL: I encountered a strange problem. The FPGA used in my design is Stratix II GX. My program has been running normally in this FPGA. Two days ago, I put it in a high and low temperature box for testing. I...; eeleader-mcu FPGA/CPLD

Simulation software for EDA technology: This is the software installation and usage method of MAX+PLUE. [[i] This post was last edited by tsf4 on 2008-10-20 07:31 [/i]]...; tsf4 Analog electronics

What topology inverter bridge is on the right side of this picture?: What topology is the inverter bridge on the right side of this picture? The left side is the rectifier, right?...; 西里古1992 Power technology

【X-Nucleo experience】Run the routine with ST APP: [i=s] This post was last edited by ddllxxrr on 2014-12-14 11:23 [/i] In the past, I used the universal BLUE TOOLS instead of the ST APP for Bluetooth connection. Today I have time again, so I got up i...; ddllxxrr stm32/stm8

DDS synthesis problem: Hello, Mr. Xia, Mr. Fan, and everyone! I have been studying DDS these days, and there is a question that I can't figure out. I think the frequency of the DDS output signal is ultimately limited by the...; Flotant_wings FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components