EEWORLDEEWORLDEEWORLD

Part Number

Search

TBJB476M004CSSD9023

Description
Tantalum Capacitor, Polarized, Tantalum (dry/solid), 4V, 20% +Tol, 20% -Tol, 47uF, Surface Mount, 1411, CHIP
CategoryPassive components    capacitor   
File Size45KB,1 Pages
ManufacturerAVX
Download Datasheet Parametric View All

TBJB476M004CSSD9023 Overview

Tantalum Capacitor, Polarized, Tantalum (dry/solid), 4V, 20% +Tol, 20% -Tol, 47uF, Surface Mount, 1411, CHIP

TBJB476M004CSSD9023 Parametric

Parameter NameAttribute value
Objectid1854692871
package instruction, 1411
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL7.5
capacitance47 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
JESD-609 codee0
Manufacturer's serial numberTBJ
Installation featuresSURFACE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, 13 INCH
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)4 V
GuidelineMIL-PRF-55365
size code1411
surface mountYES
Terminal surfaceTin/Lead (Sn/Pb) - fused
Terminal shapeWRAPAROUND

TBJB476M004CSSD9023 Preview

SRC9000 Series
High Reliability Tantalum Capacitors for Space Applications
AVX SRC9000 microminiature capacitors are designed and built to meet the high
reliability and long term requirements of military space applications. All SRC9000
capacitors meet all of the requirements of Mil-PRF-55365 and include DPA
requirements per MIL-STD-1580. SRC9000 establishes a rigorous screening test
schedule designed to detect and eliminate from shipment any capacitor or capacitor
test lots that exhibits poor performance or reliability. SRC9000 establishes a
continuous test schedule to determine baseline reliability data for specific product
shipped under this specification. SRC9000 assures that proper lot control and lot
traceability procedures are in effect.
HOW TO ORDER
D
Type
(3 letters)
TBJ
TAZ
Case
Size
227
Capacitance
Code
*
006
C
Standard or
Low ESR
Range
C = Std ESR
L = Low ESR
#@
Packaging
Qualification/
Reliability
B = Bulk
# = Inspection Level
R = 7" T&R
S = 13" T&R S = Std. Conformance
L = Group A
@ = Failure Rate Level
Weibull:
B = 0.1%/1000 hrs,
90% conf.
C = 0.01%/1000 hrs,
90% conf.
D = 0.001%/1000 hrs,
90% conf.
Comm: Z = Non ER
90
Termination
Finish
90 = SRC9000
++
Surge Test
Option
00 = None
23 = 10 cycles,
+25°C
24 = 10 cycles,
-55°C &
+85°C
45 = 10 cycles,
-55ºC &
+85ºC
before
Weibull
Capacitance
Voltage
Tolerance
Code
M = ±20% 004 = 4Vdc
K = ±10% 006 = 6Vdc
J = ±5%
010 = 10Vdc
015 = 15Vdc
020 = 20Vdc
025 = 25Vdc
035 = 35Vdc
050 = 50Vdc
CAPACITANCE AND RATED VOLTAGE, V
R
(VOLTAGE CODE) RANGE
(LETTER DENOTES CASE SIZE)
Capacitance
µF
0.1
0.15
0.22
0.33
0.47
0.68
1
1.5
2.2
3.3
4.7
6.8
10
15
22
33
47
68
100
150
220
330
470
680
Code
104
154
224
334
474
684
105
155
225
335
475
685
106
156
226
336
476
686
107
157
227
337
477
687
4V
TAZ TBJ
6V
TAZ
TBJ
Voltage Rating DC (V
R
) to 85°C
10V
15V
20V
25V
TAZ TBJ TAZ TBJ TAZ TBJ TAZ TBJ
35V
TAZ TBJ
A
A
A
A
A
(M)
/B
A
(M)
/B
A/B
A/B/C
B/C
B/C
B/C/D
C/D
C/D
C/D
D/E
D
(M)
50V
TAZ TBJ
A
A
B
B
C
D
E
F
F
G
H
A
A
(M)
/B
A
(M)
/B
B
C
C
C
C/D
D
D
D
D
A
A
A
A/B
A
A/C
A/B
B/D
A/B
B/E
A/B
B/D
A
D/E/F A/B/C
E
B
E/G
C/D
F/H B/C/D
G
H
D
H
E
H
A
A
A/B
A
A/C
A/B
B/D
A/B
B/E
A/B
B/D/E A/B/C
D/E/F A/B/C
E
B/C
F/G
C/D
F/G/H B/C/D
G
C/D
G
D
H
C/D
H
E
(M)
E /V
A
A
A
A
A
A
A
A/B
A
A/B
A
A/C
A/B
A/C
A/B
B/D
A/B
B/C/D A/B B/C/D/E A/B
B/C/D/E A/B
D/E
A/B/C
B/C/D/E A/B/C D/E/F
B/C
D/E/F A/B/C
E/F
B/C
E
B/C
F/G
B/C/D
F/G B/C/D F/G/H
C/D
F/G/H C/D
G/H
C/D
G
C/D
G/H
D
G/H
C/D
H
D/E
H/X
D
D
(M)
/V
(M)
/E
H
D
V
D
(M)
/E
E
(M)
/V
A
A
A/B
A/B
B/C
B/D
D/E
E
E/F
E/F
F/G
G/H
H
H/X
A
A
A
A
A
A
B
A/B
A
B/C
A/B
A/B
D
A/B
B
D/E
A/B/C
B
E
B/C
A/B/C
F
B/C
B/C
F/G
B/C/D
B/C
G
C/D
B/C/D G/H
D
C/D G/H/X C/D
C/D
H/X
D/E
D
D
(M)
D/E
V
V
A
A
B
C
D
E
F
G
G/H
H
X
19
Urgently looking for experts
I am a novice using DE2 board. I don't know how to configure the pins when designing NIOS2 core. After adding FLASH, how to define the pins of the system edited in the schematic editing environment? I...
Andy22 Embedded System
Antenna gain calculation method
[size=4] Gain refers to the ratio of the power density of the signal generated by the actual antenna and the ideal radiating unit at the same point in space under the condition of equal input power. I...
Jacktang RF/Wirelessly
Calling HCI_SetCallback in bthcsr.dll in Bluetooth driver
I would like to ask experts, how is HCI_SetCallback called in bthcsr.dll? I have no idea, please help and advise....
guqiaoling Embedded System
Ask a question about verilog shift register
module test(CLK,STB,DATA,DOUT);input CLK,STB,DATA;output[7:0] DOUT ; reg[7:0] DOUT;reg[7:0] shifter;reg[7:0] bufferreg ;reg datacoming;reg[2:0] count;//initializeinitialbegincount = 0;datacoming = 0;b...
lilianglaoding FPGA/CPLD
Need help with detailed pinout information for lm733cn
I didn't find the pinout details of lm733cn on Baidu. Thanks to all the experts....
DZXX123 stm32/stm8
Using CPLD to connect DSP and PLX9054
[b]Abstract: [/b]This paper introduces the system design method of using CPLD to realize high-speed data transmission between DSP chip TMS320C6711b and PCI bridge chip PLX9054, and gives the correspon...
maker FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2655  2306  1166  167  699  54  47  24  4  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号